Analysis & Synthesis report for part1
Mon Dec 10 03:50:49 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |part1|volumeControl:vol|gain_fsm:fsm_R|state
 12. State Machine - |part1|volumeControl:vol|gain_fsm:fsm_L|state
 13. State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 14. State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 15. State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 16. State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 17. Registers Protected by Synthesis
 18. Logic Cells Representing Combinational Loops
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 25. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
 26. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1
 27. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1
 28. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 29. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
 30. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1
 31. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1
 32. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 33. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 34. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 35. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 36. Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax
 39. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare
 40. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
 41. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
 42. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
 43. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
 44. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
 45. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated
 46. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated
 47. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated
 48. Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated
 49. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax
 50. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare
 51. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
 52. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
 53. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
 54. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
 55. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
 56. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated
 57. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated
 58. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated
 59. Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated
 60. Source assignments for sld_signaltap:auto_signaltap_0
 61. Parameter Settings for User Entity Instance: audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 62. Parameter Settings for User Entity Instance: i2s_receive:rx1
 63. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 64. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 65. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 66. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 67. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 68. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 69. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 70. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
 71. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 72. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
 73. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
 74. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 75. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 76. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 77. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 78. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 79. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 80. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 81. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 82. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
 83. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 84. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
 85. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
 86. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 87. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
 88. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 89. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 90. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 91. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 92. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 93. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 94. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 95. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 96. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 97. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 98. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 99. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
100. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
101. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
102. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
103. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
104. Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller
105. Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
106. Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
107. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0
108. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi
109. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi
110. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath
111. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
112. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
113. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
114. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
115. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
116. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
117. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
118. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
119. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
120. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
121. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
122. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
123. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
124. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
125. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
126. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
127. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
128. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
129. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
130. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
131. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
132. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
133. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
134. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
135. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
136. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
137. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
138. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
139. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
140. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
141. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
142. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
143. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
144. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
145. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
146. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
147. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
148. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
149. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
150. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
151. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
152. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
153. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
154. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
155. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
156. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
157. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
158. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
159. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
160. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
161. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
162. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
163. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
164. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
165. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
166. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
167. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
168. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
169. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
170. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
171. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
172. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
173. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
174. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
175. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
176. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
177. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
178. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
179. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
180. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
181. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
182. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0
183. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi
184. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi
185. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath
186. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
187. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
188. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
189. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
190. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
191. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
192. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
193. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
194. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
195. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
196. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
197. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
198. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
199. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
200. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
201. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
202. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
203. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
204. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
205. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
206. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
207. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
208. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
209. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
210. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
211. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
212. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
213. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
214. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
215. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
216. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
217. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
218. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
219. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
220. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
221. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
222. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
223. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
224. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
225. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
226. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
227. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
228. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
229. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
230. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
231. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
232. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
233. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
234. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
235. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
236. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
237. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
238. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
239. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
240. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
241. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
242. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
243. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
244. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
245. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
246. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
247. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
248. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
249. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
250. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
251. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
252. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
253. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
254. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
255. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
256. Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
257. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
258. altera_syncram Parameter Settings by Entity Instance
259. altsyncram Parameter Settings by Entity Instance
260. scfifo Parameter Settings by Entity Instance
261. lpm_mult Parameter Settings by Entity Instance
262. Port Connectivity Checks: "volumeControl:vol|float:inst_R"
263. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay"
264. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay"
265. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a"
266. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c"
267. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b"
268. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e"
269. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f"
270. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c"
271. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d"
272. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a"
273. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b"
274. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c"
275. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a"
276. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b"
277. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c"
278. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d"
279. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e"
280. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a"
281. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c"
282. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d"
283. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c"
284. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
285. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
286. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
287. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
288. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
289. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
290. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a"
291. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a"
292. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b"
293. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
294. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
295. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c"
296. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a"
297. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a"
298. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b"
299. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a"
300. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b"
301. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c"
302. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c"
303. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d"
304. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e"
305. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a"
306. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b"
307. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b"
308. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a"
309. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b"
310. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c"
311. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a"
312. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b"
313. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c"
314. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a"
315. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b"
316. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c"
317. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a"
318. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c"
319. Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c"
320. Port Connectivity Checks: "volumeControl:vol|float:inst_L"
321. Port Connectivity Checks: "volumeControl:vol|altera_up_clock_edge:button_edge"
322. Port Connectivity Checks: "volumeControl:vol"
323. Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
324. Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller"
325. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
326. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
327. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
328. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0"
329. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay"
330. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13"
331. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15"
332. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14"
333. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute"
334. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread"
335. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core"
336. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
337. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst"
338. Port Connectivity Checks: "aud_setup:fir_setup"
339. Port Connectivity Checks: "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
340. Port Connectivity Checks: "audio_pll:clock_gen"
341. Port Connectivity Checks: "altera_up_clock_edge:detect"
342. Signal Tap Logic Analyzer Settings
343. Post-Synthesis Netlist Statistics for Top Partition
344. Elapsed Time Per Partition
345. Connections to In-System Debugging Instance "auto_signaltap_0"
346. Analysis & Synthesis Messages
347. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 10 03:50:48 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; part1                                       ;
; Top-level Entity Name           ; part1                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4308                                        ;
; Total pins                      ; 28                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,984,960                                   ;
; Total DSP Blocks                ; 8                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part1              ; part1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; float/synthesis/float.v                                                               ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/float.v                                                               ; float       ;
; float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v               ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v               ; float       ;
; float/synthesis/submodules/fpoint2_multi.vhd                                          ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi.vhd                                          ; float       ;
; float/synthesis/submodules/fpoint2_multi_datapath.vhd                                 ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd                                 ; float       ;
; float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd                    ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd                    ; float       ;
; float/synthesis/submodules/fpoint2_multi_dspba_library.vhd                            ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd                            ; float       ;
; float/synthesis/submodules/FPAddSub/FPAddSub.vhd                                      ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd                                      ; float       ;
; float/synthesis/submodules/FPDiv/FPDiv.vhd                                            ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPDiv/FPDiv.vhd                                            ; float       ;
; float/synthesis/submodules/FPMult/FPMult.vhd                                          ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd                                          ; float       ;
; float/synthesis/submodules/IntToFloat/IntToFloat.vhd                                  ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd                                  ; float       ;
; float/synthesis/submodules/FloatToInt/FloatToInt.vhd                                  ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd                                  ; float       ;
; float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd                                ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd                                ; float       ;
; float/synthesis/submodules/FPSqrt/FPSqrt.vhd                                          ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd                                          ; float       ;
; float/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ; yes             ; User Hexadecimal (Intel-Format) File         ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ; float       ;
; float/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ; yes             ; User Hexadecimal (Intel-Format) File         ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ; float       ;
; float/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ; yes             ; User Hexadecimal (Intel-Format) File         ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ; float       ;
; float/synthesis/submodules/fpoint2_combi.vhd                                          ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_combi.vhd                                          ; float       ;
; float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd                            ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd                            ; float       ;
; float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd                          ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd                          ; float       ;
; float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd                                        ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd                                        ; float       ;
; float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd                                        ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd                                        ; float       ;
; altera_edge_detector.v                                                                ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_edge_detector.v                                                                ;             ;
; aud_setup/synthesis/aud_setup.v                                                       ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v                                                       ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_reset_controller.v                              ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v                              ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_reset_synchronizer.v                            ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_synchronizer.v                            ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v            ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v            ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v                       ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v                       ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v                        ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v                        ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v             ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v             ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v               ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v               ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v             ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v             ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v                   ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v                   ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v                          ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v                          ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v                      ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v                      ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v                       ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v                       ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_clock_edge.v                                 ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_clock_edge.v                                 ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_sync_fifo.v                                  ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v                                  ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_audio_0.v                                    ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v                                    ; aud_setup   ;
; aud_setup/synthesis/submodules/dspba_library_package.vhd                              ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library_package.vhd                              ; aud_setup   ;
; aud_setup/synthesis/submodules/dspba_library.vhd                                      ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd                                      ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                           ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                           ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                            ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                            ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd        ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd        ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd              ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd              ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd            ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd            ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                           ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                           ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd                        ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd                        ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd                             ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd                             ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd                                 ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd                                 ; aud_setup   ;
; i2s_master.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_master.sv                                                                         ;             ;
; audio_pll/synthesis/audio_pll.v                                                       ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v                                                       ; audio_pll   ;
; audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v                                ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v                                ; audio_pll   ;
; audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v            ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v            ; audio_pll   ;
; audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v                      ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v                      ; audio_pll   ;
; i2s_receive.v                                                                         ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_receive.v                                                                         ;             ;
; part1.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv                                                                              ;             ;
; volumeControl.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv                                                                      ;             ;
; gain_fsm.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/gain_fsm.sv                                                                           ;             ;
; altera_pll.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                           ;             ;
; altera_syncram.tdf                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf                                                     ;             ;
; db/altera_syncram_j914.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_j914.tdf                                                            ;             ;
; db/altsyncram_kmb4.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_kmb4.tdf                                                                ;             ;
; db/altera_syncram_gfv3.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_gfv3.tdf                                                            ;             ;
; db/altsyncram_hs94.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_hs94.tdf                                                                ;             ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                             ;             ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                          ;             ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                           ;             ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                           ;             ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                           ;             ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                           ;             ;
; aglobal171.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                         ;             ;
; db/scfifo_7ba1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/scfifo_7ba1.tdf                                                                    ;             ;
; db/a_dpfifo_q2a1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf                                                                  ;             ;
; db/altsyncram_n3i1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_n3i1.tdf                                                                ;             ;
; db/cmpr_6l8.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_6l8.tdf                                                                       ;             ;
; db/cntr_h2b.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_h2b.tdf                                                                       ;             ;
; db/cntr_u27.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_u27.tdf                                                                       ;             ;
; db/cntr_i2b.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_i2b.tdf                                                                       ;             ;
; lpm_mult.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                           ;             ;
; lpm_add_sub.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; multcore.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                                           ;             ;
; bypassff.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mult_rau.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mult_rau.v                                                                         ;             ;
; db/mult_sau.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mult_sau.v                                                                         ;             ;
; db/mult_1eu.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mult_1eu.v                                                                         ;             ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_rf44.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_rf44.tdf                                                                ;             ;
; db/altsyncram_pf44.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_pf44.tdf                                                                ;             ;
; db/altsyncram_gg44.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_gg44.tdf                                                                ;             ;
; db/altsyncram_5pv3.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_5pv3.tdf                                                                ;             ;
; sld_signaltap.vhd                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;             ;
; sld_signaltap_impl.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;             ;
; sld_ela_control.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;             ;
; lpm_shiftreg.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;             ;
; lpm_constant.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;             ;
; dffeea.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                             ;             ;
; sld_mbpmg.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;             ;
; sld_buffer_manager.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;             ;
; db/altsyncram_eo84.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_eo84.tdf                                                                ;             ;
; db/decode_5la.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/decode_5la.tdf                                                                     ;             ;
; db/mux_vib.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mux_vib.tdf                                                                        ;             ;
; altdpram.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                           ;             ;
; memmodes.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;             ;
; a_hdffe.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;             ;
; alt_le_rden_reg.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;             ;
; altsyncram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                         ;             ;
; lpm_mux.tdf                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;             ;
; muxlut.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                             ;             ;
; db/mux_hlc.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mux_hlc.tdf                                                                        ;             ;
; lpm_decode.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;             ;
; declut.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                             ;             ;
; lpm_compare.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;             ;
; db/decode_vnf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/decode_vnf.tdf                                                                     ;             ;
; lpm_counter.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;             ;
; cmpconst.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                           ;             ;
; lpm_counter.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;             ;
; alt_counter_stratix.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;             ;
; db/cntr_0bi.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_0bi.tdf                                                                       ;             ;
; db/cmpr_g9c.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_g9c.tdf                                                                       ;             ;
; db/cntr_t3j.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_t3j.tdf                                                                       ;             ;
; db/cntr_49i.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_49i.tdf                                                                       ;             ;
; db/cmpr_d9c.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_d9c.tdf                                                                       ;             ;
; db/cntr_lri.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_lri.tdf                                                                       ;             ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld503eae75/alt_sld_fab.v                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; yes             ; Encrypted Auto-Found VHDL File               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2777           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3508           ;
;     -- 7 input functions                    ; 63             ;
;     -- 6 input functions                    ; 613            ;
;     -- 5 input functions                    ; 778            ;
;     -- 4 input functions                    ; 445            ;
;     -- <=3 input functions                  ; 1609           ;
;                                             ;                ;
; Dedicated logic registers                   ; 4308           ;
;                                             ;                ;
; I/O pins                                    ; 28             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2984960        ;
;                                             ;                ;
; Total DSP Blocks                            ; 8              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3827           ;
; Total fan-out                               ; 40669          ;
; Average fan-out                             ; 4.81           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |part1                                                                                                                                                                                                    ; 3508 (4)            ; 4308 (3)                  ; 2984960           ; 8          ; 28   ; 0            ; |part1                                                                                                                                                                                                                                                                                                                                                                                       ; part1                                      ; work         ;
;    |altera_up_clock_edge:detect|                                                                                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|altera_up_clock_edge:detect                                                                                                                                                                                                                                                                                                                                                           ; altera_up_clock_edge                       ; aud_setup    ;
;    |aud_setup:fir_setup|                                                                                                                                                                                  ; 458 (0)             ; 412 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup                                                                                                                                                                                                                                                                                                                                                                   ; aud_setup                                  ; aud_setup    ;
;       |altera_reset_controller:rst_controller|                                                                                                                                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                    ; aud_setup    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                     ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                  ; aud_setup    ;
;       |aud_setup_FIR_LEFT:fir_left|                                                                                                                                                                       ; 30 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left                                                                                                                                                                                                                                                                                                                                       ; aud_setup_FIR_LEFT                         ; aud_setup    ;
;          |aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|                                                                                                                                             ; 30 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst                                                                                                                                                                                                                                                                                    ; aud_setup_FIR_LEFT_ast                     ; aud_setup    ;
;             |aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                                                                                                ; 30 (30)             ; 29 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                       ; aud_setup_FIR_LEFT_rtl_core                ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                                                  ; dspba_delay                                ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                                                  ; dspba_delay                                ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                                         ; dspba_delay                                ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                         ; dspba_delay                                ; aud_setup    ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                     ; auk_dspip_avalon_streaming_source_hpfir    ; aud_setup    ;
;       |aud_setup_FIR_LEFT:fir_right|                                                                                                                                                                      ; 30 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right                                                                                                                                                                                                                                                                                                                                      ; aud_setup_FIR_LEFT                         ; aud_setup    ;
;          |aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|                                                                                                                                             ; 30 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst                                                                                                                                                                                                                                                                                   ; aud_setup_FIR_LEFT_ast                     ; aud_setup    ;
;             |aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                                                                                                ; 30 (30)             ; 29 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                      ; aud_setup_FIR_LEFT_rtl_core                ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                                                 ; dspba_delay                                ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                                                 ; dspba_delay                                ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                                        ; dspba_delay                                ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                        ; dspba_delay                                ; aud_setup    ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir    ; aud_setup    ;
;       |aud_setup_audio_0:audio_0|                                                                                                                                                                         ; 277 (14)            ; 242 (2)                   ; 16384             ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0                                                                                                                                                                                                                                                                                                                                         ; aud_setup_audio_0                          ; aud_setup    ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                                                                                          ; 109 (5)             ; 120 (48)                  ; 8192              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                   ; altera_up_audio_in_deserializer            ; aud_setup    ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                                                                                           ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                 ; altera_up_audio_bit_counter                ; aud_setup    ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                                                                                              ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                    ; altera_up_sync_fifo                        ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                                                                                         ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                   ; scfifo                                     ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                                                                                            ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                                        ; scfifo_7ba1                                ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                                                                                               ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                                   ; a_dpfifo_q2a1                              ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                                           ; altsyncram_n3i1                            ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                                                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                               ; cntr_h2b                                   ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                                                                                                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                   ; cntr_i2b                                   ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                            ; cntr_u27                                   ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                                                                                             ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                   ; altera_up_sync_fifo                        ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                                                                                         ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                  ; scfifo                                     ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                                                                                            ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                                       ; scfifo_7ba1                                ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                                                                                               ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                                  ; a_dpfifo_q2a1                              ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                                          ; altsyncram_n3i1                            ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                                                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                              ; cntr_h2b                                   ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                                                                                                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                  ; cntr_i2b                                   ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                           ; cntr_u27                                   ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                                                                                            ; 153 (58)            ; 116 (50)                  ; 8192              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                     ; altera_up_audio_out_serializer             ; aud_setup    ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                                                                                             ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                     ; altera_up_sync_fifo                        ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                                                                                         ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                    ; scfifo                                     ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                                                                                            ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                                         ; scfifo_7ba1                                ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                                                                                               ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                                    ; a_dpfifo_q2a1                              ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                                            ; altsyncram_n3i1                            ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                                                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                ; cntr_h2b                                   ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                                                                                                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                    ; cntr_i2b                                   ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                             ; cntr_u27                                   ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                                                                                            ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                    ; altera_up_sync_fifo                        ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                                                                                         ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                   ; scfifo                                     ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                                                                                            ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                                        ; scfifo_7ba1                                ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                                                                                               ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                                   ; a_dpfifo_q2a1                              ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                                           ; altsyncram_n3i1                            ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                                                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                               ; cntr_h2b                                   ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                                                                                                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                   ; cntr_i2b                                   ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                            ; cntr_u27                                   ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                         ; altera_up_clock_edge                       ; aud_setup    ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                                                                                           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                    ; altera_up_clock_edge                       ; aud_setup    ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                         ; altera_up_clock_edge                       ; aud_setup    ;
;       |aud_setup_audio_and_video_config_0:audio_and_video_config_0|                                                                                                                                       ; 121 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                                                       ; aud_setup_audio_and_video_config_0         ; aud_setup    ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                                                                                              ; 11 (11)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                     ; altera_up_av_config_auto_init              ; aud_setup    ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                                                                                              ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                     ; altera_up_av_config_auto_init_ob_de1_soc   ; aud_setup    ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                        ; altera_up_av_config_auto_init_ob_adv7180   ; aud_setup    ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                                                                                                ; 93 (78)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                       ; altera_up_av_config_serial_bus_controller  ; aud_setup    ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                                                                                                ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                          ; altera_up_slow_clock_generator             ; aud_setup    ;
;    |audio_pll:clock_gen|                                                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen                                                                                                                                                                                                                                                                                                                                                                   ; audio_pll                                  ; audio_pll    ;
;       |audio_pll_audio_pll_0:audio_pll_0|                                                                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                                                 ; audio_pll_audio_pll_0                      ; audio_pll    ;
;          |audio_pll_audio_pll_0_audio_pll:audio_pll|                                                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                                       ; audio_pll_audio_pll_0_audio_pll            ; audio_pll    ;
;             |altera_pll:altera_pll_i|                                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                               ; altera_pll                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                                                     ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                                                   ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                                             ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                                         ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                              ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                                          ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                      ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                                            ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                              ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                                          ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                            ; sld_shadow_jsm                             ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                                                                       ; 653 (2)             ; 2556 (360)                ; 2949120           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                              ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                                                                             ; 651 (0)             ; 2196 (0)                  ; 2949120           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                         ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                                                                                         ; 651 (67)            ; 2196 (806)                ; 2949120           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_implb                        ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                                                                              ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                            ; altdpram                                   ; work         ;
;                |lpm_decode:wdecoder|                                                                                                                                                                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                        ; lpm_decode                                 ; work         ;
;                   |decode_vnf:auto_generated|                                                                                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                              ; decode_vnf                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                                                                             ; 2 (0)               ; 1 (0)                     ; 2949120           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                           ; altsyncram                                 ; work         ;
;                |altsyncram_eo84:auto_generated|                                                                                                                                                           ; 2 (0)               ; 1 (1)                     ; 2949120           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eo84:auto_generated                                                                                                                                                                                            ; altsyncram_eo84                            ; work         ;
;                   |decode_5la:decode2|                                                                                                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eo84:auto_generated|decode_5la:decode2                                                                                                                                                                         ; decode_5la                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                                                                                              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                            ; lpm_shiftreg                               ; work         ;
;             |lpm_shiftreg:status_register|                                                                                                                                                                ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                              ; lpm_shiftreg                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                                                                                     ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                   ; serial_crc_16                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                                                                                  ; 93 (93)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                ; sld_buffer_manager                         ; work         ;
;             |sld_ela_control:ela_control|                                                                                                                                                                 ; 221 (1)             ; 916 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                               ; sld_ela_control                            ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                       ; lpm_shiftreg                               ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                                                                                   ; 180 (0)             ; 900 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                        ; sld_ela_basic_multi_level_trigger          ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                                                                                            ; 0 (0)               ; 540 (540)                 ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                             ; lpm_shiftreg                               ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                                                                        ; 180 (0)             ; 360 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                         ; sld_mbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                 ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                  ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                   ; sld_sbpmg                                  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                                                                            ; 40 (40)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                 ; sld_ela_trigger_flow_mgr                   ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                                                                                               ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; lpm_shiftreg                               ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                                                                            ; 225 (11)            ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                          ; sld_offload_buffer_mgr                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                                                                                ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                ; lpm_counter                                ; work         ;
;                   |cntr_0bi:auto_generated|                                                                                                                                                               ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0bi:auto_generated                                                                                                        ; cntr_0bi                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                                                                                         ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                         ; lpm_counter                                ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                                                                                               ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                                                                 ; cntr_t3j                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                                                                                               ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                               ; lpm_counter                                ; work         ;
;                   |cntr_49i:auto_generated|                                                                                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                                                                       ; cntr_49i                                   ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                                                                                  ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                  ; lpm_counter                                ; work         ;
;                   |cntr_lri:auto_generated|                                                                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_lri:auto_generated                                                                                                                          ; cntr_lri                                   ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                                                                                         ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                         ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                                                                                          ; 181 (181)           ; 180 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                          ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                                                                                       ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                       ; lpm_shiftreg                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                                                                                       ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                     ; sld_rom_sr                                 ; work         ;
;    |volumeControl:vol|                                                                                                                                                                                    ; 2302 (34)           ; 1244 (6)                  ; 19456             ; 8          ; 0    ; 0            ; |part1|volumeControl:vol                                                                                                                                                                                                                                                                                                                                                                     ; volumeControl                              ; work         ;
;       |altera_up_clock_edge:button_edge|                                                                                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|altera_up_clock_edge:button_edge                                                                                                                                                                                                                                                                                                                                    ; altera_up_clock_edge                       ; aud_setup    ;
;       |float:inst_L|                                                                                                                                                                                      ; 1030 (0)            ; 565 (0)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L                                                                                                                                                                                                                                                                                                                                                        ; float                                      ; float        ;
;          |float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|                                                                                                                ; 1030 (0)            ; 565 (0)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                                                                                                                                        ; float_nios_custom_instr_floating_point_2_0 ; float        ;
;             |fpoint2_multi:fpci_multi|                                                                                                                                                                    ; 1030 (6)            ; 565 (5)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                                                                                                                                               ; fpoint2_multi                              ; float        ;
;                |fpoint2_multi_datapath:datapath|                                                                                                                                                          ; 1024 (118)          ; 560 (0)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath                                                                                                                                                                                                               ; fpoint2_multi_datapath                     ; float        ;
;                   |FPAddSub:\ARITH_GEN:addsub|                                                                                                                                                            ; 363 (361)           ; 183 (88)                  ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub                                                                                                                                                                                    ; FPAddSub                                   ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a|                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a                                                                ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a|                                                                     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a                                                                      ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c|                                                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c                                                                        ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a|                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b|                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b|                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a                                                                              ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c        ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d                                                               ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a                                                                              ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c|                                                                           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c                                                                           ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a                                                                ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b|                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b                                                               ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|                   ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d                   ; fpoint2_multi_dspba_delay                  ; float        ;
;                   |FPDiv:\ARITH_GEN:div|                                                                                                                                                                  ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div                                                                                                                                                                                          ; FPDiv                                      ; float        ;
;                   |FPMult:\ARITH_GEN:multiply|                                                                                                                                                            ; 145 (145)           ; 113 (50)                  ; 0                 ; 2          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply                                                                                                                                                                                    ; FPMult                                     ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c                                                                                                ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a                                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b                                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b                                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a                                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c                                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c                                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a|                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a                                                                                                   ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b                                                                                                   ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|                                                                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a                                                                                             ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c                                                                        ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c                                                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|                                                                                                                              ; 0 (0)               ; 33 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component                                                                                                                              ; lpm_mult                                   ; work         ;
;                         |mult_1eu:auto_generated|                                                                                                                                                         ; 0 (0)               ; 33 (33)                   ; 0                 ; 1          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated                                                                                                      ; mult_1eu                                   ; work         ;
;                   |FPSqrt:\FPSQRT_GEN:sqrt|                                                                                                                                                               ; 55 (54)             ; 195 (83)                  ; 9728              ; 2          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt                                                                                                                                                                                       ; FPSqrt                                     ; float        ;
;                      |altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                 ; work         ;
;                         |altsyncram_gg44:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated                                                                                               ; altsyncram_gg44                            ; work         ;
;                      |altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                 ; work         ;
;                         |altsyncram_pf44:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated                                                                                               ; altsyncram_pf44                            ; work         ;
;                      |altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                 ; work         ;
;                         |altsyncram_rf44:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated                                                                                               ; altsyncram_rf44                            ; work         ;
;                      |fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay|                                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay                                                                                                                              ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist0|                                                                                                                                                  ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist1|                                                                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist2|                                                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist3|                                                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist4|                                                                                                                                                  ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist5|                                                                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                   |FloatToInt:\CON_GEN:Float2Int|                                                                                                                                                         ; 159 (159)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int                                                                                                                                                                                 ; FloatToInt                                 ; float        ;
;                   |IntToFloat:\CON_GEN:int2float|                                                                                                                                                         ; 163 (162)           ; 69 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float                                                                                                                                                                                 ; IntToFloat                                 ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a|                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a                                                                                    ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c                                                                                             ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f|                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c                                                   ; fpoint2_multi_dspba_delay                  ; float        ;
;       |float:inst_R|                                                                                                                                                                                      ; 990 (0)             ; 558 (0)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R                                                                                                                                                                                                                                                                                                                                                        ; float                                      ; float        ;
;          |float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|                                                                                                                ; 990 (0)             ; 558 (0)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                                                                                                                                        ; float_nios_custom_instr_floating_point_2_0 ; float        ;
;             |fpoint2_multi:fpci_multi|                                                                                                                                                                    ; 990 (0)             ; 558 (0)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                                                                                                                                               ; fpoint2_multi                              ; float        ;
;                |fpoint2_multi_datapath:datapath|                                                                                                                                                          ; 990 (86)            ; 558 (0)                   ; 9728              ; 4          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath                                                                                                                                                                                                               ; fpoint2_multi_datapath                     ; float        ;
;                   |FPAddSub:\ARITH_GEN:addsub|                                                                                                                                                            ; 365 (363)           ; 183 (88)                  ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub                                                                                                                                                                                    ; FPAddSub                                   ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a|                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a                                                                ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a|                                                                     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a                                                                      ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c|                                                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c                                                                        ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e                                                                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a|                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b|                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b|                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a                                                                              ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c        ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d                                                               ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a                                                                              ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a                       ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c|                                                                           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c                                                                           ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a                                                                ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b|                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b                                                               ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|                   ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d                   ; fpoint2_multi_dspba_delay                  ; float        ;
;                   |FPDiv:\ARITH_GEN:div|                                                                                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div                                                                                                                                                                                          ; FPDiv                                      ; float        ;
;                   |FPMult:\ARITH_GEN:multiply|                                                                                                                                                            ; 143 (143)           ; 111 (50)                  ; 0                 ; 2          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply                                                                                                                                                                                    ; FPMult                                     ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c                                                                                                ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a                                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b                                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b                                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a                                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c                                                                                          ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c                                                                                         ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a|                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a                                                                                                   ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|                                                                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a                                                                                             ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c                                                                        ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c                                                                                                 ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|                                                                                                                              ; 0 (0)               ; 33 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component                                                                                                                              ; lpm_mult                                   ; work         ;
;                         |mult_1eu:auto_generated|                                                                                                                                                         ; 0 (0)               ; 33 (33)                   ; 0                 ; 1          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated                                                                                                      ; mult_1eu                                   ; work         ;
;                   |FPSqrt:\FPSQRT_GEN:sqrt|                                                                                                                                                               ; 55 (54)             ; 195 (83)                  ; 9728              ; 2          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt                                                                                                                                                                                       ; FPSqrt                                     ; float        ;
;                      |altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                 ; work         ;
;                         |altsyncram_gg44:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated                                                                                               ; altsyncram_gg44                            ; work         ;
;                      |altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                 ; work         ;
;                         |altsyncram_pf44:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated                                                                                               ; altsyncram_pf44                            ; work         ;
;                      |altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem                                                                                                                              ; altsyncram                                 ; work         ;
;                         |altsyncram_rf44:auto_generated|                                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated                                                                                               ; altsyncram_rf44                            ; work         ;
;                      |fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay|                                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay                                                                                                                              ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist0|                                                                                                                                                  ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist1|                                                                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist2|                                                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist3|                                                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist4|                                                                                                                                                  ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:redist5|                                                                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5                                                                                                                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                   |FloatToInt:\CON_GEN:Float2Int|                                                                                                                                                         ; 166 (166)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int                                                                                                                                                                                 ; FloatToInt                                 ; float        ;
;                   |IntToFloat:\CON_GEN:int2float|                                                                                                                                                         ; 163 (162)           ; 69 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float                                                                                                                                                                                 ; IntToFloat                                 ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a|                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a                                                                                    ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c                                                                                             ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f|                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e                                                     ; fpoint2_multi_dspba_delay                  ; float        ;
;                      |fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c                                                   ; fpoint2_multi_dspba_delay                  ; float        ;
;       |gain_fsm:fsm_L|                                                                                                                                                                                    ; 148 (148)           ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|gain_fsm:fsm_L                                                                                                                                                                                                                                                                                                                                                      ; gain_fsm                                   ; work         ;
;       |gain_fsm:fsm_R|                                                                                                                                                                                    ; 99 (99)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol|gain_fsm:fsm_R                                                                                                                                                                                                                                                                                                                                                      ; gain_fsm                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------+
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                                  ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                                  ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                                  ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eo84:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 16384        ; 180          ; 16384        ; 180          ; 2949120 ; None                                                  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424    ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376    ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072    ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424    ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376    ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072    ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Independent 27x27                 ; 2           ;
; Total number of DSP blocks        ; 8           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 6           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+-------------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                            ; 17.1    ; N/A          ; N/A          ; |part1|audio_pll:clock_gen                                                                                                                                                                                                                                                 ; audio_pll.qsys  ;
; Altera ; altera_pll                                      ; 17.1    ; N/A          ; N/A          ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                     ; audio_pll.qsys  ;
; N/A    ; Qsys                                            ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup                                                                                                                                                                                                                                                 ; aud_setup.qsys  ;
; Altera ; altera_fir_compiler_ii                          ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left                                                                                                                                                                                                                     ; aud_setup.qsys  ;
; Altera ; altera_fir_compiler_ii                          ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right                                                                                                                                                                                                                    ; aud_setup.qsys  ;
; Altera ; altera_reset_controller                         ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup|altera_reset_controller:rst_controller                                                                                                                                                                                                          ; aud_setup.qsys  ;
; N/A    ; Qsys                                            ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_L                                                                                                                                                                                                                                      ; float.qsys      ;
; Altera ; altera_nios_custom_instr_floating_point_2       ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                      ; float.qsys      ;
; Altera ; altera_nios_custom_instr_floating_point_2_combi ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi                                                                                                                             ; float.qsys      ;
; Altera ; altera_nios_custom_instr_floating_point_2_multi ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                             ; float.qsys      ;
; N/A    ; Qsys                                            ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_R                                                                                                                                                                                                                                      ; float.qsys      ;
; Altera ; altera_nios_custom_instr_floating_point_2       ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                      ; float.qsys      ;
; Altera ; altera_nios_custom_instr_floating_point_2_combi ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi                                                                                                                             ; float.qsys      ;
; Altera ; altera_nios_custom_instr_floating_point_2_multi ; 17.1    ; N/A          ; N/A          ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                             ; float.qsys      ;
+--------+-------------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|volumeControl:vol|gain_fsm:fsm_R|state                                                                          ;
+--------------------+-----------+------------------+---------------+------------------+---------------+--------------------+------------+
; Name               ; state.FIN ; state.FIXSI_WAIT ; state.INTER_2 ; state.FMULS_WAIT ; state.INTER_1 ; state.FLOATIS_WAIT ; state.IDLE ;
+--------------------+-----------+------------------+---------------+------------------+---------------+--------------------+------------+
; state.IDLE         ; 0         ; 0                ; 0             ; 0                ; 0             ; 0                  ; 0          ;
; state.FLOATIS_WAIT ; 0         ; 0                ; 0             ; 0                ; 0             ; 1                  ; 1          ;
; state.INTER_1      ; 0         ; 0                ; 0             ; 0                ; 1             ; 0                  ; 1          ;
; state.FMULS_WAIT   ; 0         ; 0                ; 0             ; 1                ; 0             ; 0                  ; 1          ;
; state.INTER_2      ; 0         ; 0                ; 1             ; 0                ; 0             ; 0                  ; 1          ;
; state.FIXSI_WAIT   ; 0         ; 1                ; 0             ; 0                ; 0             ; 0                  ; 1          ;
; state.FIN          ; 1         ; 0                ; 0             ; 0                ; 0             ; 0                  ; 1          ;
+--------------------+-----------+------------------+---------------+------------------+---------------+--------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|volumeControl:vol|gain_fsm:fsm_L|state                                                                          ;
+--------------------+-----------+------------------+---------------+------------------+---------------+--------------------+------------+
; Name               ; state.FIN ; state.FIXSI_WAIT ; state.INTER_2 ; state.FMULS_WAIT ; state.INTER_1 ; state.FLOATIS_WAIT ; state.IDLE ;
+--------------------+-----------+------------------+---------------+------------------+---------------+--------------------+------------+
; state.IDLE         ; 0         ; 0                ; 0             ; 0                ; 0             ; 0                  ; 0          ;
; state.FLOATIS_WAIT ; 0         ; 0                ; 0             ; 0                ; 0             ; 1                  ; 1          ;
; state.INTER_1      ; 0         ; 0                ; 0             ; 0                ; 1             ; 0                  ; 1          ;
; state.FMULS_WAIT   ; 0         ; 0                ; 0             ; 1                ; 0             ; 0                  ; 1          ;
; state.INTER_2      ; 0         ; 0                ; 1             ; 0                ; 0             ; 0                  ; 1          ;
; state.FIXSI_WAIT   ; 0         ; 1                ; 0             ; 0                ; 0             ; 0                  ; 1          ;
; state.FIN          ; 1         ; 0                ; 0             ; 0                ; 0             ; 0                  ; 1          ;
+--------------------+-----------+------------------+---------------+------------------+---------------+--------------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                               ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                 ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                 ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                 ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                 ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]  ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10] ; yes                                                              ; yes                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 128                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                                                                                                                                                               ;    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux31~0                                                               ;    ;
; rtl~0                                                                                                                                                                                                                                         ;    ;
; rtl~1                                                                                                                                                                                                                                         ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[11]~23 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[12]~22 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[13]~21 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[14]~20 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[15]~19 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[16]~18 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[17]~17 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[18]~16 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[19]~15 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[20]~14 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[2]~32  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[21]~13 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[22]~12 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[23]~11 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[24]~10 ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[25]~9  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[26]~8  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[27]~7  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[28]~6  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[29]~5  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[3]~31  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[4]~30  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[5]~29  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[6]~28  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[7]~27  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[8]~26  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[9]~25  ;    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[10]~24 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux31~0                                                               ;    ;
; rtl~2                                                                                                                                                                                                                                         ;    ;
; rtl~3                                                                                                                                                                                                                                         ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[11]~23 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[12]~22 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[13]~21 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[14]~20 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[15]~19 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[16]~18 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[17]~17 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[18]~16 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[19]~15 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[20]~14 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[2]~32  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[21]~13 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[22]~12 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[23]~11 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[24]~10 ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[25]~9  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[26]~8  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[27]~7  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[28]~6  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[29]~5  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[3]~31  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[4]~30  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[5]~29  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[6]~28  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[7]~27  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[8]~26  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[9]~25  ;    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|sPostRndFull_uid31_fpToFxPTest_o[10]~24 ;    ;
; volumeControl:vol|gain_fsm:fsm_L|Selector1~0                                                                                                                                                                                                  ;    ;
; volumeControl:vol|gain_fsm:fsm_R|Selector1~0                                                                                                                                                                                                  ;    ;
; Number of logic cells representing combinational loops                                                                                                                                                                                        ; 64 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0,1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0,1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[10]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[11]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[12]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[13]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[13]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[14]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[14]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[15]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_right[15]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|rdaddr_reg[0]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0..6]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0..6]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[0]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[1]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[2]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[3]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[4]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[5]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[6]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[7]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[8]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[9]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[10]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[11]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[12]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[13]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[13]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[14]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[14]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[15]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|data_left[15]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|rdaddr_reg[0]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0..6]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0..6]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0..6]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0..7]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0..6]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0..6]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0..6]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0..7]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0..6]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0..6]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|wsd                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|wsdd                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|counter[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|shift[0..15]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; i2s_receive:rx1|counter[1..4]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[23]                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[23]                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|data_reg[0..8]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_reg[0..7]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|control_reg[16,17]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_sau:auto_generated|result_output_reg[0..14]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_rau:auto_generated|result_output_reg[0..14]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_sau:auto_generated|result_output_reg[0..14]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_rau:auto_generated|result_output_reg[0..14]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][16]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][17]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][18]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][19]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][20]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][21]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][22]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][23]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][24]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][25]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][26]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][27]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][28]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][29]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][30]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][31]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][32]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][33]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][34]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][35]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][36]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][37]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][16]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][17]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][18]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][19]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][20]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][21]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][22]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][23]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][24]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][25]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][26]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][27]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][28]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][29]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][30]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][31]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][32]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][33]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][34]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][35]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][36]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][37]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[23]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][7]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[22]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][6]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[21]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][5]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[20]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][4]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[19]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][3]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[18]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][2]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[17]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][1]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[16]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][0]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[15]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][15]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[14]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][14]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[13]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][13]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[12]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][12]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[11]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][11]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[10]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][10]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[9]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][9]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[8]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][8]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[7]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][7]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[6]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][6]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[5]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][5]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[4]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][4]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[3]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][3]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[2]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][2]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[1]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][1]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[0]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][0]                                                                                                                                               ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][31]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][30]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][29]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][28]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][27]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][26]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][25]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][24]                                                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0]                                                                                      ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][23]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][23]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][22]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][22]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][21]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][21]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][20]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][20]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][19]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][19]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][18]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][18]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][17]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][17]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][16]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][16]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][15]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][15]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][14]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][14]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][13]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][13]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][12]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][12]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][11]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][11]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][10]                                                          ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][10]                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][9]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][9]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][8]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][8]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][7]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][7]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][6]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][6]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][5]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][5]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][4]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][4]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][3]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][3]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][2]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][2]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][1]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][1]                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][0]                                                           ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][0]                                             ;
; volumeControl:vol|gain_fsm:fsm_R|prev_dataa[31]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|delay_signals[1][0]                                                                                       ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1,26]                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                             ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[1][0]                                                                               ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[2][0]                                                                            ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7]                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6]                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5]                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4]                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3]                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2]                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1]                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[1][0]                                                                       ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0]                                                                                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                             ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                               ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                                                                ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2]                                                                                                                ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[0][0]                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][21] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][20] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][19] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][18] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]        ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[0]                                                                                                                                                                                                    ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[0]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[24]                                                                                                                                                                                                   ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[25]                                                                                                                                                                                       ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[26..28]                                                                                                                                                                                                                                                                                                                                                             ; Merged with volumeControl:vol|gain_fsm:fsm_R|prev_datab[29]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[23]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][7]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[22]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][6]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[21]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][5]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[20]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][4]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[19]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][3]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[18]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][2]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[17]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][1]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[16]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[1][0]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[15]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][15]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[14]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][14]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[13]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][13]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[12]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][12]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[11]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][11]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[10]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][10]                                                                                                                                              ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[9]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][9]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[8]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][8]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[7]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][7]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[6]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][6]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[5]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][5]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[4]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][4]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[3]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][3]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[2]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][2]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[1]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][1]                                                                                                                                               ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[0]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[1][0]                                                                                                                                               ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][31]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][30]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][29]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][28]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][27]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][26]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][25]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][24]                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0]                                                                                      ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][23]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][23]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][22]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][22]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][21]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][21]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][20]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][20]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][19]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][19]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][18]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][18]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][17]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][17]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][16]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][16]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][15]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][15]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][14]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][14]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][13]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][13]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][12]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][12]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][11]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][11]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][10]                                                          ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][10]                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][9]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][9]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][8]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][8]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][7]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][7]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][6]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][6]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][5]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][5]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][4]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][4]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][3]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][3]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][2]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][2]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][1]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][1]                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][0]                                                           ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][0]                                             ;
; volumeControl:vol|gain_fsm:fsm_L|prev_dataa[31]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|delay_signals[1][0]                                                                                       ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1,26]                                                                                                                                                                 ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[1][0]                                                                               ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[2][0]                                                                            ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7]                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6]                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5]                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4]                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3]                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2]                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1]                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[1][0]                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0]                                                                                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                                                           ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                               ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                                                                ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2]                                                                                                                ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[0][0]                 ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][21] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][20] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][19] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][18] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10] ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[0]                                                                                                                                                                                                    ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[0]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[24]                                                                                                                                                                                                   ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[25]                                                                                                                                                                                       ;
; volumeControl:vol|gain_fsm:fsm_L|prev_datab[26..28]                                                                                                                                                                                                                                                                                                                                                             ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[29]                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0..6]                                                                                                                                                                                                                                                                                                      ; Merged with aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                                                                                                                                                                          ; Merged with aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                                                                                                                                                                                            ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]                                                                                                                                                                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                                                                                                                                                                                             ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]                                                                                                                                                                                         ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_wraddr_q[0]                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_wraddr_q[0]                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_wraddr_q[1]                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_wraddr_q[1]                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0]                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0]                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[1]                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[1]                                                                                                                                                                                  ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                                                                     ; Merged with altera_up_clock_edge:detect|last_test_clk                                                                                                                                                                                                                                                                                                                                                           ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                                      ; Merged with altera_up_clock_edge:detect|cur_test_clk                                                                                                                                                                                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_cmpReg_q[0]                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_cmpReg_q[0]                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_wraddr_q[0]                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0]                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[31]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|gain_fsm:fsm_L|prev_datab[31]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; counter[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]             ; Merged with volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]             ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                                                                                                                                                               ; Merged with aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                                                                                                                                                                                      ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|state~2                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|state~3                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|state~4                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_L|state~2                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_L|state~3                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_L|state~4                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_sign                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_sign                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[1..23,25]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|normalize                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[1..22]                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[1..23,25]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|normalize                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[1..22]                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][10]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][11]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][12]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][13]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][14]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][15]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][16]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][17]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][18]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][19]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][1]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][20]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][21]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][22]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][22]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][24]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][23]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][25]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][0]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][1]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][2]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][3]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][4]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][9]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][8]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][3]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][2]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][4]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][7]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][6]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][6]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][7]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][10]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][11]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][12]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][13]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][14]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][15]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][16]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][17]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][18]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][19]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][1]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][20]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][21]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][22]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][22]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][24]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][23]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][25]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][0]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][1]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][2]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][3]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][4]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][9]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][8]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][3]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][2]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][4]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][7]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][6]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][6]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|delay_signals[0][7]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[0..8]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[0..8]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|state.IDLE                                                                                                                                                                                                                                                                                                                                                                     ; Merged with volumeControl:vol|gain_fsm:fsm_L|state.IDLE                                                                                                                                                                                                                                                                                                                                                         ;
; volumeControl:vol|gain_fsm:fsm_R|state.FLOATIS_WAIT                                                                                                                                                                                                                                                                                                                                                             ; Merged with volumeControl:vol|gain_fsm:fsm_L|state.FLOATIS_WAIT                                                                                                                                                                                                                                                                                                                                                 ;
; volumeControl:vol|gain_fsm:fsm_R|state.FIN                                                                                                                                                                                                                                                                                                                                                                      ; Merged with volumeControl:vol|gain_fsm:fsm_L|state.FIN                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|gain_fsm:fsm_R|state.INTER_2                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|state.INTER_2                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|state.FIXSI_WAIT                                                                                                                                                                                                                                                                                                                                                               ; Merged with volumeControl:vol|gain_fsm:fsm_L|state.FIXSI_WAIT                                                                                                                                                                                                                                                                                                                                                   ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|delay_signals[0][0]                                                                                                         ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|delay_signals[0][0]                                                                                             ;
; volumeControl:vol|gain_fsm:fsm_R|state.INTER_1                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|state.INTER_1                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|state.FMULS_WAIT                                                                                                                                                                                                                                                                                                                                                               ; Merged with volumeControl:vol|gain_fsm:fsm_L|state.FMULS_WAIT                                                                                                                                                                                                                                                                                                                                                   ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                                                                                                                                    ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                                                                                                                        ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[0]                                                                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[0]                                                                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[2]                                                                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[2]                                                                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[1]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[1]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[2]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[2]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[3]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[3]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[4]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[4]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[5]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[5]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[6]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[6]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[7]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[7]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[8]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[8]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[9]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[9]                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[10]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[10]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[11]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[11]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[12]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[12]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[13]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[13]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[14]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[14]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[15]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[15]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[16]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[16]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[17]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[17]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[18]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[18]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[19]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[19]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[20]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[20]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[21]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[21]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[22]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[22]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[23]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[23]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[24]                                                                                                                                                                                                       ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[24]                                                                                                                                                                                           ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|delay_signals[1][0]                                                                                                         ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|delay_signals[1][0]                                                                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[1]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[1]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[2]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[2]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[3]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[3]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[4]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[4]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[5]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[5]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[6]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[6]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[7]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[7]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[8]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[8]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[9]                                                                                                                                                                                                              ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[9]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[10]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[10]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[11]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[11]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[12]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[12]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[13]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[13]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[14]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[14]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[15]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[15]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[16]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[16]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[17]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[17]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[18]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[18]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[19]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[19]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[20]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[20]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[21]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[21]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[22]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[22]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[23]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[23]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[24]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[24]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25]                                                                                                                                                                                                             ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25]                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_step_en                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_step_en                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[0]                                                                                                                                                                                                        ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[0]                                                                                                                                                                                            ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[25]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[25]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[24]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[24]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[23]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[23]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[29]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[29]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[30]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[30]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[2]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[2]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[3]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[3]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[5]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[5]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[6]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[6]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[7]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[7]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[8]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[8]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[9]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[9]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[10]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[10]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[11]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[11]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[12]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[12]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[13]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[13]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[14]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[14]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[15]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[15]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[16]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[16]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[17]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[17]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[18]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[18]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[4]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[4]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[19]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[19]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[22]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[22]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[21]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[21]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[0]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[0]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[1]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[1]                                                                                                                                                                                                                                                                                                                                                      ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[20]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with volumeControl:vol|gain_fsm:fsm_L|prev_datab[20]                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[3]                                                                                                                                                                                                         ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[3]                                                                                                                                                                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[2]                                                                                                                                                                                                         ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[2]                                                                                                                                                                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[1]                                                                                                                                                                                                         ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[1]                                                                                                                                                                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[0]                                                                                                                                                                                                         ; Merged with volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[0]                                                                                                                                                                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[0..6]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_sticky_ena_q[0]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[7]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[0..6]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_sticky_ena_q[0]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_cmpReg_q[0]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[7]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_wraddr_q[1]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_step_en                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[0..3]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[23]                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[3..22]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[1,3..24]                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[0..7]                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[0..7]                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[24,25]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                            ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[2]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[2]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0,1]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 1143                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[8]                                                                                                                                                                                  ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[7],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[8],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[9],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[11],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[13],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[14],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[16],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[17],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[18],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[19],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[20],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[21],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[22],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[23],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[24],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[7]                                                                                                                                                                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0] ; Stuck at GND                   ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0]                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0] ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0]                                                                                                                          ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[1]                                                                                                                                                                                       ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[4],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[5],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[6],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[9],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[10],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[11],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[12],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[13],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[14],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[15],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[17],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[18],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[19],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[21],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[22]                                                                                                                                                                                                  ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[0],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|rdaddr_reg[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; i2s_receive:rx1|wsd, i2s_receive:rx1|wsdd, i2s_receive:rx1|shift[15]                                                                                                                                                                                                                                                                                                                                 ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[8]                                                                                                                                                                                  ; Stuck at GND                   ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[7]                                                                                                                                                                                             ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|normalize                                                                                                                                                                                             ; Stuck at GND                   ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[4],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[0]                                                                                                                                                                                    ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|normalize                                                                                                                                                                                             ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[4],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[0]                                                                                                                                                                                    ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26]                                                                                            ; Stuck at GND                   ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][22], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][24], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][23], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][25]  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26]                                                                                            ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][22], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][24], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][23], ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][25]  ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[0],                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|rdaddr_reg[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                                                                                                                                                ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7]                                                                                                                                                                                            ; Stuck at GND                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3]                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7]                                                                                                                                                                                           ; Stuck at GND                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3]                                                                                                                                                                                             ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[23]                                                                                                                                                                                         ; Stuck at VCC                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[2]                                                                                                                                                                                                   ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_step_en                                                                                                                                                                                           ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[0],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[16],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[20]                                                                                                                                                                                                  ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_sticky_ena_q[0]                                                                                                                                                                            ; Lost Fanouts                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_cmpReg_q[0],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[1]                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[1], i2s_receive:rx1|shift[14]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[2], i2s_receive:rx1|shift[13]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[3], i2s_receive:rx1|shift[12]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[15]                                                                                                                 ; Lost Fanouts                   ; i2s_receive:rx1|data_right[15], i2s_receive:rx1|shift[0]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[13]                                                                                                                 ; Lost Fanouts                   ; i2s_receive:rx1|data_right[13], i2s_receive:rx1|shift[2]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                                                                                                                                                                           ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                                                                                                    ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                                                                                                                                                                            ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                                                                 ; Lost Fanouts                   ; i2s_receive:rx1|data_right[12], i2s_receive:rx1|shift[3]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                                                                 ; Lost Fanouts                   ; i2s_receive:rx1|data_right[11], i2s_receive:rx1|shift[4]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                                                                 ; Lost Fanouts                   ; i2s_receive:rx1|data_right[10], i2s_receive:rx1|shift[5]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[9], i2s_receive:rx1|shift[6]                                                                                                                                                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER,                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ;                                ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                                                                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[8], i2s_receive:rx1|shift[7]                                                                                                                                                                                                                                                                                                                                              ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[2]                                                                                                                                                                                       ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[7],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[8]                                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[7], i2s_receive:rx1|shift[8]                                                                                                                                                                                                                                                                                                                                              ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[3]                                                                                                                                                                                          ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[23],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[24]                                                                                                                                                                                                  ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[6], i2s_receive:rx1|shift[9]                                                                                                                                                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[5], i2s_receive:rx1|shift[10]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_right[4], i2s_receive:rx1|shift[11]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[14]                                                                                                                 ; Lost Fanouts                   ; i2s_receive:rx1|data_right[14], i2s_receive:rx1|shift[1]                                                                                                                                                                                                                                                                                                                                             ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[13]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_left[13]                                                                                                                                                                                                                                                                                                                                                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[14]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_left[14]                                                                                                                                                                                                                                                                                                                                                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[15]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_left[15]                                                                                                                                                                                                                                                                                                                                                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                                                                                                            ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[9]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                                                                                                                         ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                                                    ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                                                                                                                          ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                                                     ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                                                                                                           ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                                                                                                    ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[1]                                                                                                                                                                                                                                                                                                                                                                         ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[2]                                                                                                                                                                                                                                                                                                                                                                         ;
; volumeControl:vol|gain_fsm:fsm_R|prev_datab[31]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_sign                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[3]                                                                                                                                                                                                                                                                                                                                                                         ;
; volumeControl:vol|gain_fsm:fsm_L|prev_datab[31]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_sign                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                                                                                                                                                    ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                                                                                                                                                       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                                                                                                                                                     ; Lost Fanouts                   ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                                                                                                                                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[4]                                                                                                                                                                                                                                                                                                                                                                         ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[5]                                                                                                                                                                                                                                                                                                                                                                         ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[6]                                                                                                                                                                                                                                                                                                                                                                         ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[7]                                                                                                                                                                                                                                                                                                                                                                         ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[0]                                                                                                                                                                                                 ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[2]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[8]                                                                                                                                                                                                                                                                                                                                                                         ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                                                                   ; Lost Fanouts                   ; i2s_receive:rx1|data_left[9]                                                                                                                                                                                                                                                                                                                                                                         ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][15]                                                       ; Lost Fanouts                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]   ;
; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][15]                                                       ; Lost Fanouts                   ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]   ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_left[10]                                                                                                                                                                                                                                                                                                                                                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_left[11]                                                                                                                                                                                                                                                                                                                                                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                                                                  ; Lost Fanouts                   ; i2s_receive:rx1|data_left[12]                                                                                                                                                                                                                                                                                                                                                                        ;
; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[1]                                                                                                                                                                                          ; Stuck at GND                   ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[3]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4308  ;
; Number of registers using Synchronous Clear  ; 488   ;
; Number of registers using Synchronous Load   ; 421   ;
; Number of registers using Asynchronous Clear ; 966   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1130  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; volumeControl:vol|volume_level[2]                                                                                                                                                                                                                                                                                               ; 31      ;
; volumeControl:vol|volume_level[4]                                                                                                                                                                                                                                                                                               ; 31      ;
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 392     ;
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                                                                                     ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                                                                                     ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                                                                                     ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                                                                                    ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                                                                                    ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                                                                                    ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                                                                                                ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                                                                                               ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                                                                                ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                                                                               ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                                                ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2]                                                                      ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8]                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20]                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][19] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22]                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][15] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |part1|counter[1]                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][0]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[4]                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[0]                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[6]                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[3]                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                                                                                                                     ;
; 5:1                ; 37 bits   ; 111 LEs       ; 74 LEs               ; 37 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23]                                                                                                                                                                                        ;
; 6:1                ; 22 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[3]                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[24]                                                                                                                                                      ;
; 6:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[9]                                                                                                                                                       ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][12]             ;
; 6:1                ; 22 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[24]                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25]                                                                                                                                                      ;
; 6:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[22]                                                                                                                                                      ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][7]              ;
; 6:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25]                                                                                                                                                                                        ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[1]                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[6]                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux36                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux38                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux42                                                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux12                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux36                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux38                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux43                                                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux17                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[9]                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[11]                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[24]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_infinity                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_nan                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|vStagei_uid169_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q[1]                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux57                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux94                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|vStagei_uid61_lzcShifterZ1_uid10_fxpToFPTest_q[5]                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[11]                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[30]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_nan                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_nan                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|vStagei_uid169_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q[1]                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux68                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux94                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux23                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux23                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux23                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux53                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux53                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux23                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux23                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux23                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux53                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux53                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux65                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux58                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux70                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux65                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux58                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux72                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux89                                                                                                                                              ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux77                                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux91                                                                                                                                              ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux79                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux63                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux61                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|gain_fsm:fsm_L|Selector7                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|gain_fsm:fsm_R|Selector28                                                                                                                                                                                                                                                                                                              ;
; 13:1               ; 22 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux25                                                                                                                                                                            ;
; 13:1               ; 22 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux30                                                                                                                                                                            ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |part1|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux2                                                                                                                                                                             ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |part1|volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux2                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                           ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[6]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                            ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                          ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                     ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                      ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                     ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                      ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                               ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                               ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                   ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                   ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                           ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist6_sticky_ena_q[0]                                                                                                                                      ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                     ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                      ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                     ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                      ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                      ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                               ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                               ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                ;
+-----------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                   ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                                   ;
+-----------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                           ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist6_sticky_ena_q[0]                                                                                                                                      ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                               ;
; fractional_vco_multiplier            ; false                  ; String                                                                                               ;
; pll_type                             ; General                ; String                                                                                               ;
; pll_subtype                          ; General                ; String                                                                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                       ;
; operation_mode                       ; direct                 ; String                                                                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                       ;
; data_rate                            ; 0                      ; Signed Integer                                                                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                       ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                               ;
; phase_shift0                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                               ;
; phase_shift1                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                               ;
; phase_shift2                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                               ;
; phase_shift3                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                               ;
; phase_shift4                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                               ;
; phase_shift5                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                               ;
; phase_shift6                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                               ;
; phase_shift7                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                               ;
; phase_shift8                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                               ;
; phase_shift9                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                               ;
; phase_shift10                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                               ;
; phase_shift11                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                               ;
; phase_shift12                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                               ;
; phase_shift13                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                               ;
; phase_shift14                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                               ;
; phase_shift15                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                               ;
; phase_shift16                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                               ;
; phase_shift17                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                       ;
; clock_name_0                         ;                        ; String                                                                                               ;
; clock_name_1                         ;                        ; String                                                                                               ;
; clock_name_2                         ;                        ; String                                                                                               ;
; clock_name_3                         ;                        ; String                                                                                               ;
; clock_name_4                         ;                        ; String                                                                                               ;
; clock_name_5                         ;                        ; String                                                                                               ;
; clock_name_6                         ;                        ; String                                                                                               ;
; clock_name_7                         ;                        ; String                                                                                               ;
; clock_name_8                         ;                        ; String                                                                                               ;
; clock_name_global_0                  ; false                  ; String                                                                                               ;
; clock_name_global_1                  ; false                  ; String                                                                                               ;
; clock_name_global_2                  ; false                  ; String                                                                                               ;
; clock_name_global_3                  ; false                  ; String                                                                                               ;
; clock_name_global_4                  ; false                  ; String                                                                                               ;
; clock_name_global_5                  ; false                  ; String                                                                                               ;
; clock_name_global_6                  ; false                  ; String                                                                                               ;
; clock_name_global_7                  ; false                  ; String                                                                                               ;
; clock_name_global_8                  ; false                  ; String                                                                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                       ;
; pll_slf_rst                          ; false                  ; String                                                                                               ;
; pll_bw_sel                           ; low                    ; String                                                                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                               ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_receive:rx1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                          ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 16        ; Signed Integer                                                                                                ;
; OUT_WIDTH_UNTRIMMED ; 32        ; Signed Integer                                                                                                ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                                                                ;
; REM_LSB_BIT_g       ; 0         ; Signed Integer                                                                                                ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                        ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                        ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                                                                ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                                                                ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0         ; Signed Integer                                                                                                ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                    ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                                                                ;
; NUMCHANS            ; 1         ; Signed Integer                                                                                                ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                        ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                                                   ;
; data_width      ; 16    ; Signed Integer                                                                                                                                                   ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                   ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                           ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                 ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                 ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                 ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                 ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                 ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                     ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                 ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                 ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                              ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                     ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                     ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                     ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                     ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                     ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                                              ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                     ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                     ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                              ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                              ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                              ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                                              ;
; CBXI_PARAMETER                                             ; altera_syncram_j914  ; Untyped                                                                                                                                                     ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                             ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                             ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                      ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                             ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                             ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                             ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                             ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                             ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                             ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                             ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                                                 ; 128                  ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                                                 ; 128                  ; Signed Integer                                                                                                                                                      ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                             ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                      ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                      ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                      ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                                                  ; 7                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                                                  ; 7                    ; Signed Integer                                                                                                                                                      ;
; CBXI_PARAMETER                                             ; altera_syncram_gfv3  ; Untyped                                                                                                                                                             ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                    ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 32    ; Signed Integer                                                                                                                                                                            ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                            ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                    ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                            ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                           ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 16        ; Signed Integer                                                                                                 ;
; OUT_WIDTH_UNTRIMMED ; 32        ; Signed Integer                                                                                                 ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                                                                 ;
; REM_LSB_BIT_g       ; 0         ; Signed Integer                                                                                                 ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                         ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                 ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                         ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                 ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                 ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                                                                 ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                                                                 ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 0         ; Signed Integer                                                                                                 ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                 ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                     ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                                                                 ;
; NUMCHANS            ; 1         ; Signed Integer                                                                                                 ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                         ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                 ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                                                    ;
; data_width      ; 16    ; Signed Integer                                                                                                                                                    ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                    ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                  ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                  ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                  ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                  ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                  ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                      ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                  ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                  ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                         ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                      ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                      ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                               ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                      ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                      ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                      ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                      ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                      ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                      ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                      ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                                               ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                      ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                      ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                      ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                               ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                               ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                                               ;
; CBXI_PARAMETER                                             ; altera_syncram_j914  ; Untyped                                                                                                                                                      ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                 ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                              ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                              ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                              ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                              ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                       ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                              ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                              ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                              ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                              ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                              ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                              ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                              ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                              ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                              ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                       ;
; NUMWORDS_A                                                 ; 128                  ; Signed Integer                                                                                                                                                       ;
; NUMWORDS_B                                                 ; 128                  ; Signed Integer                                                                                                                                                       ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                              ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                              ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                              ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                              ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                              ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                              ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                              ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                       ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                       ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                       ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD_A                                                  ; 7                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD_B                                                  ; 7                    ; Signed Integer                                                                                                                                                       ;
; CBXI_PARAMETER                                             ; altera_syncram_gfv3  ; Untyped                                                                                                                                                              ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                     ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 32    ; Signed Integer                                                                                                                                                                             ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                             ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                     ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                             ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DW               ; 31    ; Signed Integer                                                                                                        ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                       ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                         ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                        ;
; AW             ; 6     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                                        ;
; AW             ; 5     ; Signed Integer                                                                                                                                        ;
; DW             ; 26    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                             ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                  ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                  ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                  ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                  ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                                  ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                  ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                  ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                                  ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                  ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                  ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                                        ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                             ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                             ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                                  ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                                  ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                                  ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                                  ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                                  ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                                  ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                                  ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                                  ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                                  ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                                  ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                                  ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                                  ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                                  ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                                  ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                                  ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                                  ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                                  ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                                  ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                                  ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                                  ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                      ;
; CW             ; 4     ; Signed Integer                                                                                                                                                      ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                 ;
; root_present       ; 1     ; Signed Integer                                                                                                                 ;
; conversion_present ; 1     ; Signed Integer                                                                                                                 ;
; comparison_present ; 1     ; Signed Integer                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                                          ;
; comparison_present ; 1     ; Signed Integer                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                                          ;
; root_present       ; 1     ; Signed Integer                                                                                                                                          ;
; conversion_present ; 1     ; Signed Integer                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                                                                          ;
; root_present       ; 1     ; Signed Integer                                                                                                                                                                          ;
; conversion_present ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                  ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                        ;
; LPM_WIDTHA                                     ; 9         ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 6         ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 15        ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                               ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_rau  ; Untyped                                                                                                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                               ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; LPM_WIDTHA                                     ; 6         ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_WIDTHB                                     ; 9         ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_WIDTHP                                     ; 15        ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                                                                              ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                              ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                                                                       ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                              ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_sau  ; Untyped                                                                                                                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                              ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                     ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                           ;
; LPM_WIDTHA                                     ; 18        ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_WIDTHB                                     ; 18        ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_WIDTHP                                     ; 36        ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                                  ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                                                                           ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                  ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_1eu  ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                  ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                                     ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 12                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 12                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_rf44                                       ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                                     ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 21                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 21                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_pf44                                       ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 39    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                                     ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 29                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 29                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_gg44                                       ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_5pv3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                 ;
; root_present       ; 1     ; Signed Integer                                                                                                                 ;
; conversion_present ; 1     ; Signed Integer                                                                                                                 ;
; comparison_present ; 1     ; Signed Integer                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                                          ;
; comparison_present ; 1     ; Signed Integer                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                                          ;
; root_present       ; 1     ; Signed Integer                                                                                                                                          ;
; conversion_present ; 1     ; Signed Integer                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                                                                                          ;
; root_present       ; 1     ; Signed Integer                                                                                                                                                                          ;
; conversion_present ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                  ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                        ;
; LPM_WIDTHA                                     ; 9         ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 6         ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 15        ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                               ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_rau  ; Untyped                                                                                                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                               ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; LPM_WIDTHA                                     ; 6         ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_WIDTHB                                     ; 9         ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_WIDTHP                                     ; 15        ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                                                                              ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                              ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                                                                       ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                              ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_sau  ; Untyped                                                                                                                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                              ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                     ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                           ;
; LPM_WIDTHA                                     ; 18        ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_WIDTHB                                     ; 18        ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_WIDTHP                                     ; 36        ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                                  ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                                                                           ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                  ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_1eu  ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                  ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                                     ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 12                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 12                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_rf44                                       ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                                     ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 21                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 21                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_pf44                                       ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 39    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                                     ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 29                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 29                                                    ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_gg44                                       ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_5pv3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 567                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                           ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 29                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 29                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
; Entity Instance                           ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 29                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 29                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                    ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                                   ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                                    ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                                                                                                        ;
; Entity Instance                       ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 6                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
; Entity Instance                       ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component     ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
; Entity Instance                       ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 18                                                                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
; Entity Instance                       ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 6                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
; Entity Instance                       ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component     ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
; Entity Instance                       ; volumeControl:vol|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 18                                                                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_R"                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s2_clk_en    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; s2_reset     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s2_reset_req ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s1_dataa     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s1_datab     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s1_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s1_result    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xout[16..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xout[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                ;
; xout[26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                            ;
; xout[22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                            ;
; xout[18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                            ;
; xout[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                      ;
; xout[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                            ;
; xout[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                            ;
; xout[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                       ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                      ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|float:inst_L"                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s2_clk_en    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; s2_reset     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s2_reset_req ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; s1_dataa     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s1_datab     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s1_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s1_result    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol|altera_up_clock_edge:button_edge" ;
+-------------+--------+----------+----------------------------------------------+
; Port        ; Type   ; Severity ; Details                                      ;
+-------------+--------+----------+----------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                 ;
; rising_edge ; Output ; Info     ; Explicitly unconnected                       ;
+-------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "volumeControl:vol"            ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; RESET       ; Input  ; Info     ; Stuck at GND           ;
; operand_out ; Output ; Info     ; Explicitly unconnected ;
; volume_out  ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                          ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0"                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address     ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; byteenable  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; read        ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; write       ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; writedata   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; readdata    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; waitrequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; irq         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; xout[26..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; xin_c        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; xout_c[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+
; ast_sink_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; ast_sink_sop       ; Input  ; Info     ; Stuck at GND                                                                          ;
; ast_sink_eop       ; Input  ; Info     ; Stuck at GND                                                                          ;
; ast_source_ready   ; Input  ; Info     ; Stuck at VCC                                                                          ;
; ast_source_sop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; ast_source_eop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; ast_source_channel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup"                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; fir_left_input_error   ; Input  ; Info     ; Explicitly unconnected                                                              ;
; fir_left_output_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fir_left_output_error  ; Output ; Info     ; Explicitly unconnected                                                              ;
; fir_right_input_error  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; fir_right_output_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fir_right_output_error ; Output ; Info     ; Explicitly unconnected                                                              ;
; reset_reset_n          ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_pll:clock_gen"                                                                                                                            ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port                               ; Type    ; Severity         ; Details                                                                                                  ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; audio_pll_0_ref_reset_source_reset ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; audio_pll_0_reset_source_reset     ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "altera_up_clock_edge:detect" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; reset ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 180                 ; 180              ; 16384        ; 2        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1661                        ;
;     CLR               ; 28                          ;
;     ENA               ; 5                           ;
;     ENA CLR           ; 32                          ;
;     ENA SCLR          ; 205                         ;
;     SCLR              ; 116                         ;
;     SCLR SLD          ; 34                          ;
;     SLD               ; 58                          ;
;     plain             ; 1183                        ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 2764                        ;
;     arith             ; 1029                        ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 434                         ;
;         2 data inputs ; 229                         ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 228                         ;
;         5 data inputs ; 84                          ;
;     extend            ; 63                          ;
;         7 data inputs ; 63                          ;
;     normal            ; 1652                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 309                         ;
;         4 data inputs ; 175                         ;
;         5 data inputs ; 439                         ;
;         6 data inputs ; 520                         ;
;     shared            ; 20                          ;
;         1 data inputs ; 20                          ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 204                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 204                         ;
;                       ;                             ;
; Max LUT depth         ; 38.00                       ;
; Average LUT depth     ; 11.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                    ; Details ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AUD_ADCLRCK                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                                                                                                                                                                                                                                          ; N/A     ;
; AUD_ADCLRCK                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                                                                                                                                                                                                                                          ; N/A     ;
; CLOCK_50                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                                                                             ; N/A     ;
; KEY[0]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                                                                                               ; N/A     ;
; KEY[0]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                                                                                               ; N/A     ;
; KEY[1]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                                                                                                                                                                                                                                               ; N/A     ;
; KEY[1]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                                                                                                                                                                                                                                               ; N/A     ;
; KEY[2]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]                                                                                                                                                                                                                                               ; N/A     ;
; KEY[2]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]                                                                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|RESET                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                  ; N/A     ;
; volumeControl:vol|RESET                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                  ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux31~6                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux31~6                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux21~2                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux21~2                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux20~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux20~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux19~2                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux19~2                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux18~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux18~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux17~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux17~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux16~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux16~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux15~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux15~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux14~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux14~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux13~3                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux13~3                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux12~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux12~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux30~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux30~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux11~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux11~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux10~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux10~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux9~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux9~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux8~4                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux8~4                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux7~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux7~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux6~0                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux6~0                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux5~0                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux5~0                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux4~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux4~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux3~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux3~1                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux2~4                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux2~4                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux29~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux29~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux1~0                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux1~0                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux0~4                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux0~4                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux28~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux28~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux27~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux27~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux26~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux26~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux25~9                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux25~9                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux24~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux24~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux23~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux23~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux22~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_result[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux22~1                                                                      ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_start           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|Selector33~1                                                                                                                                                                                                        ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|s2_start           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|Selector33~1                                                                                                                                                                                                        ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FIN          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FIN                                                                                                                                                                                                           ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FIN          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FIN                                                                                                                                                                                                           ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FIXSI_WAIT   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FIXSI_WAIT                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FIXSI_WAIT   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FIXSI_WAIT                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FLOATIS_WAIT ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FLOATIS_WAIT                                                                                                                                                                                                  ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FLOATIS_WAIT ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FLOATIS_WAIT                                                                                                                                                                                                  ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FMULS_WAIT   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FMULS_WAIT                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.FMULS_WAIT   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.FMULS_WAIT                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.IDLE         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.IDLE~_wirecell                                                                                                                                                                                                ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.IDLE         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.IDLE~_wirecell                                                                                                                                                                                                ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.INTER_1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.INTER_1                                                                                                                                                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.INTER_1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.INTER_1                                                                                                                                                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.INTER_2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.INTER_2                                                                                                                                                                                                       ; N/A     ;
; volumeControl:vol|gain_fsm:fsm_L|state.INTER_2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|state.INTER_2                                                                                                                                                                                                       ; N/A     ;
; volumeControl:vol|left_output[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[0]~1                                                                                                                                                                                                ; N/A     ;
; volumeControl:vol|left_output[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[0]~1                                                                                                                                                                                                ; N/A     ;
; volumeControl:vol|left_output[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[10]~2                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[10]~2                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[11]~3                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[11]~3                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[12]~4                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[12]~4                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[13]~5                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[13]~5                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[14]~6                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[14]~6                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[15]~7                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[15]~7                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[16]~8                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[16]~8                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[17]~9                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[17]~9                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[18]~10                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[18]~10                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[19]~11                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[19]~11                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[1]~12                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[1]~12                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[20]~13                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[20]~13                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[21]~14                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[21]~14                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[22]~15                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[22]~15                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[23]~16                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[23]~16                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[24]~17                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[24]~17                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[25]~18                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[25]~18                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[26]~19                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[26]~19                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[27]~20                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[27]~20                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[28]~21                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[28]~21                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[29]~22                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[29]~22                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[2]~23                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[2]~23                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[30]~24                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[30]~24                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[31]~25                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[31]~25                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|left_output[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[3]~26                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[3]~26                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[4]~27                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[4]~27                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[5]~28                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[5]~28                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[6]~29                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[6]~29                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[7]~30                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[7]~30                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[8]~31                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[8]~31                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[9]~32                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|left_output[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_L|modified_sample[9]~32                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|line_in_left[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]   ; N/A     ;
; volumeControl:vol|line_in_left[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]   ; N/A     ;
; volumeControl:vol|line_in_left[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]  ; N/A     ;
; volumeControl:vol|line_in_left[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]  ; N/A     ;
; volumeControl:vol|line_in_left[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]  ; N/A     ;
; volumeControl:vol|line_in_left[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]  ; N/A     ;
; volumeControl:vol|line_in_left[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]  ; N/A     ;
; volumeControl:vol|line_in_left[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]  ; N/A     ;
; volumeControl:vol|line_in_left[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]  ; N/A     ;
; volumeControl:vol|line_in_left[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]  ; N/A     ;
; volumeControl:vol|line_in_left[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]  ; N/A     ;
; volumeControl:vol|line_in_left[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]  ; N/A     ;
; volumeControl:vol|line_in_left[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]  ; N/A     ;
; volumeControl:vol|line_in_left[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]  ; N/A     ;
; volumeControl:vol|line_in_left[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]  ; N/A     ;
; volumeControl:vol|line_in_left[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]  ; N/A     ;
; volumeControl:vol|line_in_left[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]  ; N/A     ;
; volumeControl:vol|line_in_left[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]  ; N/A     ;
; volumeControl:vol|line_in_left[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]  ; N/A     ;
; volumeControl:vol|line_in_left[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]  ; N/A     ;
; volumeControl:vol|line_in_left[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]  ; N/A     ;
; volumeControl:vol|line_in_left[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]  ; N/A     ;
; volumeControl:vol|line_in_left[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]   ; N/A     ;
; volumeControl:vol|line_in_left[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]   ; N/A     ;
; volumeControl:vol|line_in_left[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]  ; N/A     ;
; volumeControl:vol|line_in_left[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]  ; N/A     ;
; volumeControl:vol|line_in_left[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]  ; N/A     ;
; volumeControl:vol|line_in_left[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]  ; N/A     ;
; volumeControl:vol|line_in_left[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]  ; N/A     ;
; volumeControl:vol|line_in_left[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]  ; N/A     ;
; volumeControl:vol|line_in_left[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]  ; N/A     ;
; volumeControl:vol|line_in_left[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]  ; N/A     ;
; volumeControl:vol|line_in_left[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]  ; N/A     ;
; volumeControl:vol|line_in_left[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]  ; N/A     ;
; volumeControl:vol|line_in_left[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]  ; N/A     ;
; volumeControl:vol|line_in_left[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]  ; N/A     ;
; volumeControl:vol|line_in_left[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]  ; N/A     ;
; volumeControl:vol|line_in_left[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]  ; N/A     ;
; volumeControl:vol|line_in_left[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]  ; N/A     ;
; volumeControl:vol|line_in_left[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]  ; N/A     ;
; volumeControl:vol|line_in_left[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]  ; N/A     ;
; volumeControl:vol|line_in_left[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]  ; N/A     ;
; volumeControl:vol|line_in_left[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]  ; N/A     ;
; volumeControl:vol|line_in_left[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]  ; N/A     ;
; volumeControl:vol|line_in_left[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]   ; N/A     ;
; volumeControl:vol|line_in_left[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]   ; N/A     ;
; volumeControl:vol|line_in_left[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]  ; N/A     ;
; volumeControl:vol|line_in_left[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]  ; N/A     ;
; volumeControl:vol|line_in_left[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]  ; N/A     ;
; volumeControl:vol|line_in_left[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]  ; N/A     ;
; volumeControl:vol|line_in_left[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]   ; N/A     ;
; volumeControl:vol|line_in_left[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]   ; N/A     ;
; volumeControl:vol|line_in_left[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]   ; N/A     ;
; volumeControl:vol|line_in_left[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]   ; N/A     ;
; volumeControl:vol|line_in_left[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]   ; N/A     ;
; volumeControl:vol|line_in_left[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]   ; N/A     ;
; volumeControl:vol|line_in_left[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]   ; N/A     ;
; volumeControl:vol|line_in_left[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]   ; N/A     ;
; volumeControl:vol|line_in_left[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]   ; N/A     ;
; volumeControl:vol|line_in_left[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]   ; N/A     ;
; volumeControl:vol|line_in_left[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]   ; N/A     ;
; volumeControl:vol|line_in_left[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]   ; N/A     ;
; volumeControl:vol|line_in_left[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]   ; N/A     ;
; volumeControl:vol|line_in_left[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]   ; N/A     ;
; volumeControl:vol|line_in_right[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]  ; N/A     ;
; volumeControl:vol|line_in_right[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]  ; N/A     ;
; volumeControl:vol|line_in_right[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10] ; N/A     ;
; volumeControl:vol|line_in_right[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10] ; N/A     ;
; volumeControl:vol|line_in_right[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11] ; N/A     ;
; volumeControl:vol|line_in_right[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11] ; N/A     ;
; volumeControl:vol|line_in_right[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12] ; N/A     ;
; volumeControl:vol|line_in_right[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12] ; N/A     ;
; volumeControl:vol|line_in_right[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13] ; N/A     ;
; volumeControl:vol|line_in_right[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13] ; N/A     ;
; volumeControl:vol|line_in_right[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14] ; N/A     ;
; volumeControl:vol|line_in_right[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14] ; N/A     ;
; volumeControl:vol|line_in_right[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15] ; N/A     ;
; volumeControl:vol|line_in_right[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15] ; N/A     ;
; volumeControl:vol|line_in_right[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16] ; N/A     ;
; volumeControl:vol|line_in_right[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16] ; N/A     ;
; volumeControl:vol|line_in_right[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17] ; N/A     ;
; volumeControl:vol|line_in_right[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17] ; N/A     ;
; volumeControl:vol|line_in_right[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18] ; N/A     ;
; volumeControl:vol|line_in_right[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18] ; N/A     ;
; volumeControl:vol|line_in_right[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19] ; N/A     ;
; volumeControl:vol|line_in_right[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19] ; N/A     ;
; volumeControl:vol|line_in_right[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]  ; N/A     ;
; volumeControl:vol|line_in_right[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]  ; N/A     ;
; volumeControl:vol|line_in_right[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20] ; N/A     ;
; volumeControl:vol|line_in_right[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20] ; N/A     ;
; volumeControl:vol|line_in_right[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21] ; N/A     ;
; volumeControl:vol|line_in_right[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21] ; N/A     ;
; volumeControl:vol|line_in_right[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22] ; N/A     ;
; volumeControl:vol|line_in_right[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22] ; N/A     ;
; volumeControl:vol|line_in_right[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23] ; N/A     ;
; volumeControl:vol|line_in_right[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23] ; N/A     ;
; volumeControl:vol|line_in_right[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24] ; N/A     ;
; volumeControl:vol|line_in_right[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24] ; N/A     ;
; volumeControl:vol|line_in_right[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25] ; N/A     ;
; volumeControl:vol|line_in_right[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25] ; N/A     ;
; volumeControl:vol|line_in_right[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26] ; N/A     ;
; volumeControl:vol|line_in_right[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26] ; N/A     ;
; volumeControl:vol|line_in_right[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27] ; N/A     ;
; volumeControl:vol|line_in_right[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27] ; N/A     ;
; volumeControl:vol|line_in_right[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28] ; N/A     ;
; volumeControl:vol|line_in_right[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28] ; N/A     ;
; volumeControl:vol|line_in_right[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29] ; N/A     ;
; volumeControl:vol|line_in_right[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29] ; N/A     ;
; volumeControl:vol|line_in_right[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]  ; N/A     ;
; volumeControl:vol|line_in_right[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]  ; N/A     ;
; volumeControl:vol|line_in_right[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30] ; N/A     ;
; volumeControl:vol|line_in_right[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30] ; N/A     ;
; volumeControl:vol|line_in_right[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31] ; N/A     ;
; volumeControl:vol|line_in_right[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31] ; N/A     ;
; volumeControl:vol|line_in_right[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]  ; N/A     ;
; volumeControl:vol|line_in_right[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]  ; N/A     ;
; volumeControl:vol|line_in_right[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]  ; N/A     ;
; volumeControl:vol|line_in_right[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]  ; N/A     ;
; volumeControl:vol|line_in_right[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]  ; N/A     ;
; volumeControl:vol|line_in_right[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]  ; N/A     ;
; volumeControl:vol|line_in_right[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]  ; N/A     ;
; volumeControl:vol|line_in_right[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]  ; N/A     ;
; volumeControl:vol|line_in_right[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]  ; N/A     ;
; volumeControl:vol|line_in_right[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]  ; N/A     ;
; volumeControl:vol|line_in_right[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]  ; N/A     ;
; volumeControl:vol|line_in_right[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]  ; N/A     ;
; volumeControl:vol|line_in_right[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]  ; N/A     ;
; volumeControl:vol|line_in_right[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]  ; N/A     ;
; volumeControl:vol|right_output[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[0]~0                                                                                                                                                                                                ; N/A     ;
; volumeControl:vol|right_output[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[0]~0                                                                                                                                                                                                ; N/A     ;
; volumeControl:vol|right_output[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[10]~1                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[10]~1                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[11]~2                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[11]~2                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[12]~3                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[12]~3                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[13]~4                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[13]~4                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[14]~5                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[14]~5                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[15]~6                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[15]~6                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[16]~7                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[16]~7                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[17]~8                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[17]~8                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[18]~9                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[18]~9                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[19]~10                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[19]~10                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[1]~11                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[1]~11                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[20]~12                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[20]~12                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[21]~13                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[21]~13                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[22]~14                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[22]~14                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[23]~15                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[23]~15                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[24]~16                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[24]~16                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[25]~17                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[25]~17                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[26]~18                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[26]~18                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[27]~19                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[27]~19                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[28]~20                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[28]~20                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[29]~21                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[29]~21                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[2]~22                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[2]~22                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[30]~23                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[30]~23                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[31]~24                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[31]~24                                                                                                                                                                                              ; N/A     ;
; volumeControl:vol|right_output[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[3]~25                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[3]~25                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[4]~26                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[4]~26                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[5]~27                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[5]~27                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[6]~28                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[6]~28                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[7]~29                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[7]~29                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[8]~30                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[8]~30                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[9]~31                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|right_output[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|gain_fsm:fsm_R|modified_sample[9]~31                                                                                                                                                                                               ; N/A     ;
; volumeControl:vol|sample_ready                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ready_read_now                                                                                                                                                                                                                                       ; N/A     ;
; volumeControl:vol|sample_ready                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ready_read_now                                                                                                                                                                                                                                       ; N/A     ;
; volumeControl:vol|volume_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[0]                                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|volume_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[0]                                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|volume_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[1]                                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|volume_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[1]                                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|volume_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[2]~_wirecell                                                                                                                                                                                                          ; N/A     ;
; volumeControl:vol|volume_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[2]~_wirecell                                                                                                                                                                                                          ; N/A     ;
; volumeControl:vol|volume_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[3]                                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|volume_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[3]                                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|volume_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[4]~_wirecell                                                                                                                                                                                                          ; N/A     ;
; volumeControl:vol|volume_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[4]~_wirecell                                                                                                                                                                                                          ; N/A     ;
; volumeControl:vol|volume_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[5]                                                                                                                                                                                                                    ; N/A     ;
; volumeControl:vol|volume_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|volume_level[5]                                                                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 10 03:49:51 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file float/synthesis/float.v
    Info (12023): Found entity 1: float File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/float.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v
    Info (12023): Found entity 1: float_nios_custom_instr_floating_point_2_0 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_multi.vhd
    Info (12022): Found design unit 1: fpoint2_multi-fpmulti File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_multi_datapath.vhd
    Info (12022): Found design unit 1: fpoint2_multi_datapath-fp_data_path File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi_datapath File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_library_package (float) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_multi_dspba_library.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_delay-delay File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 45
    Info (12023): Found entity 1: fpoint2_multi_dspba_delay File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpaddsub/fpaddsub.vhd
    Info (12022): Found design unit 1: FPAddSub-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 59
    Info (12023): Found entity 1: FPAddSub File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpdiv/fpdiv.vhd
    Info (12022): Found design unit 1: FPDiv-beh File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPDiv/FPDiv.vhd Line: 37
    Info (12023): Found entity 1: FPDiv File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPDiv/FPDiv.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpmult/fpmult.vhd
    Info (12022): Found design unit 1: FPMult-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 58
    Info (12023): Found entity 1: FPMult File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/inttofloat/inttofloat.vhd
    Info (12022): Found design unit 1: IntToFloat-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 58
    Info (12023): Found entity 1: IntToFloat File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/floattoint/floattoint.vhd
    Info (12022): Found design unit 1: FloatToInt-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 55
    Info (12023): Found entity 1: FloatToInt File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 47
Info (12021): Found 2 design units, including 0 entities, in source file float/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd
    Info (12022): Found design unit 1: FPSqrt_safe_path (float) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 18
    Info (12022): Found design unit 2: FPSqrt_safe_path-body File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpsqrt/fpsqrt.vhd
    Info (12022): Found design unit 1: FPSqrt-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 60
    Info (12023): Found entity 1: FPSqrt File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_combi.vhd
    Info (12022): Found design unit 1: fpoint2_combi-fpcombi File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_combi.vhd Line: 33
    Info (12023): Found entity 1: fpoint2_combi File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_combi.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd
    Info (12022): Found design unit 1: FPMinMaxFused-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 57
    Info (12023): Found entity 1: FPMinMaxFused File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpcomparefused/fpcomparefused.vhd
    Info (12022): Found design unit 1: FPCompareFused-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 56
    Info (12023): Found entity 1: FPCompareFused File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpneg_abs/fpneg.vhd
    Info (12022): Found design unit 1: FPNeg-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd Line: 34
    Info (12023): Found entity 1: FPNeg File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpneg_abs/fpabs.vhd
    Info (12022): Found design unit 1: FPAbs-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd Line: 34
    Info (12023): Found entity 1: FPAbs File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/aud_setup.v
    Info (12023): Found entity 1: aud_setup File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v
    Info (12023): Found entity 1: aud_setup_audio_and_video_config_0 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_audio_0.v
    Info (12023): Found entity 1: aud_setup_audio_0 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file aud_setup/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (aud_setup) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file aud_setup/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (aud_setup) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (aud_setup) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd(140) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 140
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_fir_left_rtl_core.vhd
    Info (12022): Found design unit 1: aud_setup_FIR_LEFT_rtl_core-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: aud_setup_FIR_LEFT_rtl_core File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_fir_left_ast.vhd
    Info (12022): Found design unit 1: aud_setup_FIR_LEFT_ast-struct File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 55
    Info (12023): Found entity 1: aud_setup_FIR_LEFT_ast File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_fir_left.vhd
    Info (12022): Found design unit 1: aud_setup_FIR_LEFT-syn File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 33
    Info (12023): Found entity 1: aud_setup_FIR_LEFT File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file i2s_master.sv
    Info (12023): Found entity 1: i2s_master File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_master.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/audio_pll.v
    Info (12023): Found entity 1: audio_pll File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v
    Info (12023): Found entity 1: audio_pll_audio_pll_0 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: audio_pll_audio_pll_0_audio_pll File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2s_receive.v
    Info (12023): Found entity 1: i2s_receive File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_receive.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at part1.sv(100): ignored dangling comma in List of Port Connections File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file part1.sv
    Info (12023): Found entity 1: part1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at volumeControl.sv(28): ignored dangling comma in List of Port Connections File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file volumecontrol.sv
    Info (12023): Found entity 1: volumeControl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gain_fsm.sv
    Info (12023): Found entity 1: gain_fsm File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/gain_fsm.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at part1.sv(92): created implicit net for "sample_capture_ready" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 92
Info (12127): Elaborating entity "part1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at part1.sv(92): object "sample_capture_ready" assigned a value but never read File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 92
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "altera_up_clock_edge:detect" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 100
Info (12128): Elaborating entity "audio_pll" for hierarchy "audio_pll:clock_gen" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 107
Info (12128): Elaborating entity "audio_pll_audio_pll_0" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v Line: 18
Info (12128): Elaborating entity "audio_pll_audio_pll_0_audio_pll" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "i2s_receive" for hierarchy "i2s_receive:rx1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 115
Warning (10230): Verilog HDL assignment warning at i2s_receive.v(29): truncated value with size 32 to match size of target (5) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_receive.v Line: 29
Info (12128): Elaborating entity "aud_setup" for hierarchy "aud_setup:fir_setup" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 187
Info (12128): Elaborating entity "aud_setup_FIR_LEFT" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at aud_setup_FIR_LEFT.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 54
Info (12128): Elaborating entity "aud_setup_FIR_LEFT_ast" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at aud_setup_FIR_LEFT_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 137
Info (12128): Elaborating entity "aud_setup_FIR_LEFT_rtl_core" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 198
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 203
Info (12128): Elaborating entity "altera_syncram" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 578
Info (12130): Elaborated megafunction instantiation "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 578
Info (12133): Instantiated megafunction "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 578
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_j914.tdf
    Info (12023): Found entity 1: altera_syncram_j914 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_j914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_j914" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmb4.tdf
    Info (12023): Found entity 1: altsyncram_kmb4 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_kmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kmb4" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_j914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 618
Info (12128): Elaborating entity "altera_syncram" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 640
Info (12130): Elaborated megafunction instantiation "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 640
Info (12133): Instantiated megafunction "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 640
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_gfv3.tdf
    Info (12023): Found entity 1: altera_syncram_gfv3 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_gfv3.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_gfv3" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hs94.tdf
    Info (12023): Found entity 1: altsyncram_hs94 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_hs94.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hs94" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_gfv3.tdf Line: 34
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 708
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 244
Info (12128): Elaborating entity "aud_setup_audio_0" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 86
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 190
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 245
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 273
Info (12128): Elaborating entity "aud_setup_audio_and_video_config_0" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 100
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "aud_setup:fir_setup|altera_reset_controller:rst_controller" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 163
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "volumeControl" for hierarchy "volumeControl:vol" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 211
Info (12128): Elaborating entity "gain_fsm" for hierarchy "volumeControl:vol|gain_fsm:fsm_L" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 48
Info (12128): Elaborating entity "float" for hierarchy "volumeControl:vol|float:inst_L" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 61
Info (12128): Elaborating entity "float_nios_custom_instr_floating_point_2_0" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/float.v Line: 43
Info (12128): Elaborating entity "fpoint2_combi" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v Line: 83
Info (12128): Elaborating entity "FPNeg" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPNeg:\ARITH_GEN:neg_map" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_combi.vhd Line: 87
Info (12128): Elaborating entity "FPAbs" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPAbs:\ARITH_GEN:abs_map" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_combi.vhd Line: 92
Info (12128): Elaborating entity "FPMinMaxFused" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_combi.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at FPMinMaxFused.vhd(63): object "VCC_q" assigned a value but never read File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 63
Warning (10812): VHDL warning at FPMinMaxFused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 364
Info (12128): Elaborating entity "FPCompareFused" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_combi.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at FPCompareFused.vhd(62): object "VCC_q" assigned a value but never read File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 62
Warning (10492): VHDL Process Statement warning at FPCompareFused.vhd(536): signal "GND_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd Line: 536
Info (12128): Elaborating entity "fpoint2_multi" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v Line: 100
Info (12128): Elaborating entity "fpoint2_multi_datapath" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi.vhd Line: 116
Info (12128): Elaborating entity "FPDiv" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 127
Info (12128): Elaborating entity "FPMult" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 138
Warning (10492): VHDL Process Statement warning at FPMult.vhd(840): signal "cstAllZWE_uid16_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 840
Warning (10492): VHDL Process Statement warning at FPMult.vhd(842): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 842
Warning (10492): VHDL Process Statement warning at FPMult.vhd(843): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 843
Warning (10492): VHDL Process Statement warning at FPMult.vhd(861): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 861
Warning (10492): VHDL Process Statement warning at FPMult.vhd(863): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 863
Warning (10492): VHDL Process Statement warning at FPMult.vhd(864): signal "oneFracRPostExc2_uid81_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 864
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 432
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 458
Info (12130): Elaborated megafunction instantiation "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 458
Info (12133): Instantiated megafunction "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 458
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rau.v
    Info (12023): Found entity 1: mult_rau File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mult_rau.v Line: 28
Info (12128): Elaborating entity "mult_rau" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_rau:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 492
Info (12130): Elaborated megafunction instantiation "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 492
Info (12133): Instantiated megafunction "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 492
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sau.v
    Info (12023): Found entity 1: mult_sau File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mult_sau.v Line: 28
Info (12128): Elaborating entity "mult_sau" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_sau:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 533
Info (12130): Elaborated megafunction instantiation "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 533
Info (12133): Instantiated megafunction "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 533
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1eu.v
    Info (12023): Found entity 1: mult_1eu File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mult_1eu.v Line: 28
Info (12128): Elaborating entity "mult_1eu" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 581
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPMult/FPMult.vhd Line: 599
Info (12128): Elaborating entity "FPAddSub" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 147
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(657): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 657
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(676): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 676
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1281): signal "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1281
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1372): signal "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1372
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1373): signal "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1373
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1374): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1374
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1375): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1375
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1548): signal "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1548
Warning (10812): VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1590
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1645): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1645
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1891): signal "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1891
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1893): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1893
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1894): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1894
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1917): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1917
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1919): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1919
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1920): signal "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1920
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 742
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 827
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1292
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1319
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1420
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1476
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1484
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1496
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1508
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1528
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 1627
Info (12128): Elaborating entity "IntToFloat" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 164
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(264): signal "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 264
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(443): signal "maxCount_uid11_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 443
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(551): signal "expZ_uid30_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 551
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(552): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 552
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(553): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 553
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(577): signal "fracZ_uid24_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 577
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 331
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 339
Info (12128): Elaborating entity "FloatToInt" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 175
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(165): signal "d0_uid29_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 165
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(166): signal "d1_uid28_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 166
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(167): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 167
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(168): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 168
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(327): signal "maxPosValueS_uid36_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 327
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(328): signal "maxNegValueS_uid37_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 328
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(329): signal "maxNegValueU_uid41_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 329
Info (12128): Elaborating entity "FPSqrt" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 188
Warning (10296): VHDL warning at FPSqrt.vhd(758): ignored assignment of value to null range File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 758
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 312
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 317
Info (12128): Elaborating entity "altsyncram" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 347
Info (12130): Elaborated megafunction instantiation "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 347
Info (12133): Instantiated megafunction "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 347
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rf44.tdf
    Info (12023): Found entity 1: altsyncram_rf44 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_rf44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rf44" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 389
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 422
Warning (10445): VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 51
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 436
Info (12128): Elaborating entity "altsyncram" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 444
Info (12130): Elaborated megafunction instantiation "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 444
Info (12133): Instantiated megafunction "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 444
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pf44.tdf
    Info (12023): Found entity 1: altsyncram_pf44 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_pf44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pf44" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 527
Warning (10445): VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 549
Info (12130): Elaborated megafunction instantiation "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 549
Info (12133): Instantiated megafunction "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 549
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "width_b" = "29"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gg44.tdf
    Info (12023): Found entity 1: altsyncram_gg44 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_gg44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gg44" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 735
Info (12130): Elaborated megafunction instantiation "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 735
Info (12133): Instantiated megafunction "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 735
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = ""
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5pv3.tdf
    Info (12023): Found entity 1: altsyncram_5pv3 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_5pv3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5pv3" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 893
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eo84.tdf
    Info (12023): Found entity 1: altsyncram_eo84 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_eo84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vib.tdf
    Info (12023): Found entity 1: mux_vib File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mux_vib.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mux_hlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0bi.tdf
    Info (12023): Found entity 1: cntr_0bi File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_0bi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_t3j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_49i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lri.tdf
    Info (12023): Found entity 1: cntr_lri File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_lri.tdf Line: 25
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.12.10.03:50:22 Progress: Loading sld503eae75/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 488 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 393 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 5
    Warning (15610): No output dependent on input pin "GPIO_DIN" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 13
    Warning (15610): No output dependent on input pin "SW[0]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
Info (21057): Implemented 7182 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 6576 logic cells
    Info (21064): Implemented 564 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 5065 megabytes
    Info: Processing ended: Mon Dec 10 03:50:49 2018
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.map.smsg.


