// Seed: 420595437
module module_0 (
    output wire id_0,
    input wor id_1,
    output supply0 id_2
);
  assign id_2 = 1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd89
) (
    input wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 _id_7,
    input supply1 id_8,
    output tri id_9
);
  logic [7:0][-1 'h0 : 1] id_11;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_11[id_7] = -1'b0;
endmodule
