{"vcs1":{"timestamp_begin":1712990750.310471117, "rt":1.25, "ut":0.27, "st":0.20}}
{"vcselab":{"timestamp_begin":1712990751.643618005, "rt":1.05, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1712990752.765162631, "rt":0.43, "ut":0.17, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712990749.664475410}
{"VCS_COMP_START_TIME": 1712990749.664475410}
{"VCS_COMP_END_TIME": 1712990754.519909576}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329248}}
{"stitch_vcselab": {"peak_mem": 215180}}
