$date
	Sat Dec 04 10:49:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module f_or_tb $end
$var wire 1 ! Q $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1!
1"
#20
0"
1#
#30
1"
#40
