<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jun 18 14:42:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     fifo_NxN_buffer_barrel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            171 items scored, 16 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.743ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             w_ptr_reg_i0  (from clk_c +)
   Destination:    FD1P3IX    D              full_reg_62  (to clk_c +)

   Delay:                   5.918ns  (14.6% logic, 85.4% route), 4 logic levels.

 Constraint Details:

      5.918ns data_path w_ptr_reg_i0 to full_reg_62 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.743ns

 Path Details: w_ptr_reg_i0 to full_reg_62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              w_ptr_reg_i0 (from clk_c)
Route        16   e 1.674                                  w_ptr_reg[0]
LUT4        ---     0.166              B to Z              i187_2_lut_rep_19
Route         5   e 1.341                                  n1007
LUT4        ---     0.166              A to Z              n258_bdd_4_lut
Route         1   e 1.020                                  n998
LUT4        ---     0.166              A to Z              i276_4_lut
Route         1   e 1.020                                  n347
                  --------
                    5.918  (14.6% logic, 85.4% route), 4 logic levels.


Error:  The following path violates requirements by 0.716ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             w_ptr_reg_i1  (from clk_c +)
   Destination:    FD1P3IX    D              full_reg_62  (to clk_c +)

   Delay:                   5.891ns  (14.6% logic, 85.4% route), 4 logic levels.

 Constraint Details:

      5.891ns data_path w_ptr_reg_i1 to full_reg_62 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.716ns

 Path Details: w_ptr_reg_i1 to full_reg_62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              w_ptr_reg_i1 (from clk_c)
Route        14   e 1.647                                  w_ptr_reg[1]
LUT4        ---     0.166              A to Z              i187_2_lut_rep_19
Route         5   e 1.341                                  n1007
LUT4        ---     0.166              A to Z              n258_bdd_4_lut
Route         1   e 1.020                                  n998
LUT4        ---     0.166              A to Z              i276_4_lut
Route         1   e 1.020                                  n347
                  --------
                    5.891  (14.6% logic, 85.4% route), 4 logic levels.


Error:  The following path violates requirements by 0.486ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             w_ptr_reg_i2  (from clk_c +)
   Destination:    FD1P3AY    D              empty_reg_64  (to clk_c +)

   Delay:                   5.661ns  (15.2% logic, 84.8% route), 4 logic levels.

 Constraint Details:

      5.661ns data_path w_ptr_reg_i2 to empty_reg_64 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.486ns

 Path Details: w_ptr_reg_i2 to empty_reg_64

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              w_ptr_reg_i2 (from clk_c)
Route        22   e 1.738                                  w_ptr_reg[2]
LUT4        ---     0.166              D to Z              i1_2_lut_3_lut_4_lut
Route         1   e 1.020                                  n689
LUT4        ---     0.166              A to Z              i1_4_lut_adj_2
Route         1   e 1.020                                  n796
LUT4        ---     0.166              A to Z              i533_4_lut
Route         1   e 1.020                                  empty_next
                  --------
                    5.661  (15.2% logic, 84.8% route), 4 logic levels.

Warning: 5.743 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.743 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
empty_next                              |       1|      12|     75.00%
                                        |        |        |
n796                                    |       1|       9|     56.25%
                                        |        |        |
n347                                    |       1|       4|     25.00%
                                        |        |        |
n689                                    |       1|       4|     25.00%
                                        |        |        |
n998                                    |       1|       4|     25.00%
                                        |        |        |
n692                                    |       1|       3|     18.75%
                                        |        |        |
n792                                    |       1|       3|     18.75%
                                        |        |        |
n1003                                   |       1|       3|     18.75%
                                        |        |        |
r_ptr_reg[0]                            |      21|       3|     18.75%
                                        |        |        |
r_ptr_reg[1]                            |      15|       3|     18.75%
                                        |        |        |
n1002                                   |       1|       2|     12.50%
                                        |        |        |
n1004                                   |       1|       2|     12.50%
                                        |        |        |
n1007                                   |       5|       2|     12.50%
                                        |        |        |
r_ptr_reg[2]                            |      11|       2|     12.50%
                                        |        |        |
w_ptr_reg[0]                            |      16|       2|     12.50%
                                        |        |        |
w_ptr_reg[1]                            |      14|       2|     12.50%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 16  Score: 7211

Constraints cover  171 paths, 79 nets, and 237 connections (59.1% coverage)


Peak memory: 113516544 bytes, TRCE: 188416 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
