****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 15:16:06 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           5.923e-07    0.0000 8.051e-09 6.003e-07 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  =    0.0000   ( 0.00%)
  Cell Internal Power  = 5.923e-07   (98.66%)
  Cell Leakage Power   = 8.051e-09   ( 1.34%)
                         ---------
Total Power            = 6.003e-07  (100.00%)

1
