#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 22 09:52:03 2022
# Process ID: 15508
# Current directory: E:/APS_Lab3/Processors
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2676 E:\APS_Lab3\Processors\ultimate_processor.xpr
# Log file: E:/APS_Lab3/Processors/vivado.log
# Journal file: E:/APS_Lab3/Processors\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/APS_Lab3/Processors/ultimate_processor.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_decoder_riscv_obf [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_decoder_riscv_obf.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_decoder_riscv_obf.tcl
run 10 us
run 10 us
close_sim
