{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702463591657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702463591657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 17:33:11 2023 " "Processing started: Wed Dec 13 17:33:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702463591657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463591657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XTEA_Project -c XTEA_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off XTEA_Project -c XTEA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463591657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702463592270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702463592270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine_fsm-fsm " "Found design unit 1: xtea_engine_fsm-fsm" {  } { { "../src/vhdl/xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599806 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine_fsm " "Found entity 1: xtea_engine_fsm" {  } { { "../src/vhdl/xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine-xtea_engine_arc " "Found design unit 1: xtea_engine-xtea_engine_arc" {  } { { "../src/vhdl/xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599815 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine " "Found entity 1: xtea_engine" {  } { { "../src/vhdl/xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-RTL " "Found design unit 1: top_level-RTL" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599819 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "../src/vhdl/speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599826 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "../src/vhdl/speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-behavioral " "Found design unit 1: register32-behavioral" {  } { { "../src/vhdl/register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599833 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../src/vhdl/register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599841 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "../src/vhdl/my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599849 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "../src/vhdl/my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "../src/vhdl/my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599857 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "../src/vhdl/my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4in-behavioral " "Found design unit 1: mux_4in-behavioral" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599864 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4in " "Found entity 1: mux_4in" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2in-behavioral " "Found design unit 1: mux_2in-behavioral" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599872 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2in " "Found entity 1: mux_2in" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702463599872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463599872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702463599931 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Digit_SS top_level.vhd(11) " "VHDL Signal Declaration warning at top_level.vhd(11): used implicit default value for signal \"Digit_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702463599968 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top my_uart_top:UART " "Elaborating entity \"my_uart_top\" for hierarchy \"my_uart_top:UART\"" {  } { { "../src/vhdl/top_level.vhd" "UART" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463599971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select my_uart_top:UART\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"my_uart_top:UART\|speed_select:speed_rx\"" {  } { { "../src/vhdl/my_uart_top.vhd" "speed_rx" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463599980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_top:UART\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_top:UART\|my_uart_rx:receiver\"" {  } { { "../src/vhdl/my_uart_top.vhd" "receiver" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463599990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_top:UART\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_top:UART\|my_uart_tx:transmitter\"" {  } { { "../src/vhdl/my_uart_top.vhd" "transmitter" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463600000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine xtea_engine:xtea_engine1 " "Elaborating entity \"xtea_engine\" for hierarchy \"xtea_engine:xtea_engine1\"" {  } { { "../src/vhdl/top_level.vhd" "xtea_engine1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463600009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine_fsm xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm " "Elaborating entity \"xtea_engine_fsm\" for hierarchy \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\"" {  } { { "../src/vhdl/xtea_engine.vhd" "fsm" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463600019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 xtea_engine:xtea_engine1\|register32:out0_reg " "Elaborating entity \"register32\" for hierarchy \"xtea_engine:xtea_engine1\|register32:out0_reg\"" {  } { { "../src/vhdl/xtea_engine.vhd" "out0_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463600048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2in xtea_engine:xtea_engine1\|mux_2in:v0_mux " "Elaborating entity \"mux_2in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_2in:v0_mux\"" {  } { { "../src/vhdl/xtea_engine.vhd" "v0_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463600059 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_2in.vhd(19) " "VHDL Process Statement warning at mux_2in.vhd(19): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[0\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[1\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[2\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[3\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[4\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[5\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[6\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[7\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[8\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[9\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[10\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[11\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[12\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[13\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[14\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[15\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[16\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[17\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[18\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[19\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[20\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[21\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[22\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[23\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[24\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[25\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[26\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600068 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[27\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600069 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[28\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600069 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[29\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600069 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[30\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600069 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[31\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600069 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4in xtea_engine:xtea_engine1\|mux_4in:key_mux " "Elaborating entity \"mux_4in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_4in:key_mux\"" {  } { { "../src/vhdl/xtea_engine.vhd" "key_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463600076 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_4in.vhd(21) " "VHDL Process Statement warning at mux_4in.vhd(21): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702463600085 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[0\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[1\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[2\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[3\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[4\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[5\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[6\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[7\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[8\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[9\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[10\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[11\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[12\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[13\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[14\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[15\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[16\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[17\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[18\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[19\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[20\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[21\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[22\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[23\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[24\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[25\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[26\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[27\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[28\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[29\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[30\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[31\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463600086 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_top:UART\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"my_uart_top:UART\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702463600299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_top:UART\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"my_uart_top:UART\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "../src/vhdl/my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702463600299 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702463600299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702463600396 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702463600809 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702463600809 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[0\] GND " "Pin \"Digit_SS\[0\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702463600937 "|top_level|Digit_SS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[1\] GND " "Pin \"Digit_SS\[1\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702463600937 "|top_level|Digit_SS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[2\] GND " "Pin \"Digit_SS\[2\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702463600937 "|top_level|Digit_SS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[3\] GND " "Pin \"Digit_SS\[3\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702463600937 "|top_level|Digit_SS[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702463600937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702463600998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702463601396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702463601612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702463601612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702463601717 "|top_level|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702463601717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1095 " "Implemented 1095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702463601717 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702463601717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1077 " "Implemented 1077 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702463601717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702463601717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702463601736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 17:33:21 2023 " "Processing ended: Wed Dec 13 17:33:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702463601736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702463601736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702463601736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702463601736 ""}
