/*
* Autogenerated by i_csrs.pl on Thu Sep 19 07:54:38 2013
* 
* i_csrs.pl Version 1.1 last modified on Thursday 9/19/13 07:54:33.
*/
/*
* Table #7 of 230_CCE_Registers.xml - CceRevision
* This CSR is used for accessing revision information for the WFR 
* HFI.
*/
#define WFR_CCE_REVISION                             (WFR_CCE + 0x000000000000)
#define WFR_CCE_REVISION_RESETCSR                    0x0000000003020700ull
#define WFR_CCE_REVISION_BOARD_ID_UPPER_NIBBLE_SHIFT 36
#define WFR_CCE_REVISION_BOARD_ID_UPPER_NIBBLE_MASK  0xFull
#define WFR_CCE_REVISION_BOARD_ID_UPPER_NIBBLE_SMASK 0xF000000000ull
#define WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_SHIFT 32
#define WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_MASK  0xFull
#define WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_SMASK 0xF00000000ull
#define WFR_CCE_REVISION_SW_SHIFT                    24
#define WFR_CCE_REVISION_SW_MASK                     0xFFull
#define WFR_CCE_REVISION_SW_SMASK                    0xFF000000ull
#define WFR_CCE_REVISION_ARCH_SHIFT                  16
#define WFR_CCE_REVISION_ARCH_MASK                   0xFFull
#define WFR_CCE_REVISION_ARCH_SMASK                  0xFF0000ull
#define WFR_CCE_REVISION_CHIP_REV_MAJOR_SHIFT        8
#define WFR_CCE_REVISION_CHIP_REV_MAJOR_MASK         0xFFull
#define WFR_CCE_REVISION_CHIP_REV_MAJOR_SMASK        0xFF00ull
#define WFR_CCE_REVISION_CHIP_REV_MINOR_SHIFT        0
#define WFR_CCE_REVISION_CHIP_REV_MINOR_MASK         0xFFull
#define WFR_CCE_REVISION_CHIP_REV_MINOR_SMASK        0xFFull
/*
* Table #8 of 230_CCE_Registers.xml - CceRevision2
* This CSR is used for accessing revision information for the WFR HFI. The 
* information in this CSR is intended for decoding by host software or DV 
* testbench for internal use only.
*/
#define WFR_CCE_REVISION2                            (WFR_CCE + 0x000000000008)
#define WFR_CCE_REVISION2_RESETCSR                   0x0000000000000000ull
#define WFR_CCE_REVISION2_IMPL_REVISION_SHIFT        16
#define WFR_CCE_REVISION2_IMPL_REVISION_MASK         0xFFFFull
#define WFR_CCE_REVISION2_IMPL_REVISION_SMASK        0xFFFF0000ull
#define WFR_CCE_REVISION2_IMPL_CODE_SHIFT            8
#define WFR_CCE_REVISION2_IMPL_CODE_MASK             0xFFull
#define WFR_CCE_REVISION2_IMPL_CODE_SMASK            0xFF00ull
#define WFR_CCE_REVISION2_HFI_ID_SHIFT               0
#define WFR_CCE_REVISION2_HFI_ID_MASK                0x1ull
#define WFR_CCE_REVISION2_HFI_ID_SMASK               0x1ull
/*
* Table #9 of 230_CCE_Registers.xml - CceCtrl
* This CSR is used for control and configuration of CCE.
*/
#define WFR_CCE_CTRL                                 (WFR_CCE + 0x000000000010)
#define WFR_CCE_CTRL_RESETCSR                        0x0000000000000000ull
/*
* Table #10 of 230_CCE_Registers.xml - CceStatus
* This CSR is used for reading the status of CCE.
*/
#define WFR_CCE_STATUS                               (WFR_CCE + 0x000000000018)
#define WFR_CCE_STATUS_RESETCSR                      0x0000000000000000ull
/*
* Table #11 of 230_CCE_Registers.xml - CceScratch
* These scratch registers are read/write and for software use only.
*/
#define WFR_CCE_SCRATCH                              (WFR_CCE + 0x000000000020)
#define WFR_CCE_SCRATCH_RESETCSR                     0x0000000000000000ull
#define WFR_CCE_SCRATCH_SCRATCH_SHIFT                0
#define WFR_CCE_SCRATCH_SCRATCH_MASK                 0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_SCRATCH_SCRATCH_SMASK                0xFFFFFFFFFFFFFFFFull
/*
* Table #12 of 230_CCE_Registers.xml - CceErrStatus
* This CSR reports error status for the CCE block.
*/
#define WFR_CCE_ERR_STATUS                           (WFR_CCE + 0x000000000040)
#define WFR_CCE_ERR_STATUS_RESETCSR                  0x0000000000000000ull
#define WFR_CCE_ERR_STATUS_TBD_SHIFT                 0
#define WFR_CCE_ERR_STATUS_TBD_MASK                  0x1ull
#define WFR_CCE_ERR_STATUS_TBD_SMASK                 0x1ull
/*
* Table #13 of 230_CCE_Registers.xml - CceErrMask
* This CSR is used to set the error mask for the CCE block.
*/
#define WFR_CCE_ERR_MASK                             (WFR_CCE + 0x000000000048)
#define WFR_CCE_ERR_MASK_RESETCSR                    0x0000000000000000ull
#define WFR_CCE_ERR_MASK_TBD_SHIFT                   0
#define WFR_CCE_ERR_MASK_TBD_MASK                    0x1ull
#define WFR_CCE_ERR_MASK_TBD_SMASK                   0x1ull
/*
* Table #14 of 230_CCE_Registers.xml - CceErrClear
* This CSR is used to clear an error or errors for the CCE block. Each bit that 
* is written as 1 will clear down the corresponding error case.
*/
#define WFR_CCE_ERR_CLEAR                            (WFR_CCE + 0x000000000050)
#define WFR_CCE_ERR_CLEAR_RESETCSR                   0x0000000000000000ull
#define WFR_CCE_ERR_CLEAR_TBD_SHIFT                  0
#define WFR_CCE_ERR_CLEAR_TBD_MASK                   0x1ull
#define WFR_CCE_ERR_CLEAR_TBD_SMASK                  0x1ull
/*
* Table #15 of 230_CCE_Registers.xml - CceErrForce
* This CSR is used to force the setting of an error or errors for the CCE block. 
* Each bit that is written as 1 will set the corresponding error case. This 
* feature is for testing purposes.
*/
#define WFR_CCE_ERR_FORCE                            (WFR_CCE + 0x000000000058)
#define WFR_CCE_ERR_FORCE_RESETCSR                   0x0000000000000000ull
#define WFR_CCE_ERR_FORCE_TBD_SHIFT                  0
#define WFR_CCE_ERR_FORCE_TBD_MASK                   0x1ull
#define WFR_CCE_ERR_FORCE_TBD_SMASK                  0x1ull
/*
* Table #16 of 230_CCE_Registers.xml - CceIntStatus
* This CSR array reports interrupt status. Bit i of interrupt register j 
* corresponds to interrupt number 64j + i.
*/
#define WFR_CCE_INT_STATUS                           (WFR_CCE + 0x000000000100)
#define WFR_CCE_INT_STATUS_RESETCSR                  0x0000000000000000ull
#define WFR_CCE_INT_STATUS_INT63_SHIFT               63
#define WFR_CCE_INT_STATUS_INT63_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT63_SMASK               0x8000000000000000ull
#define WFR_CCE_INT_STATUS_INT62_SHIFT               62
#define WFR_CCE_INT_STATUS_INT62_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT62_SMASK               0x4000000000000000ull
#define WFR_CCE_INT_STATUS_INT61_SHIFT               61
#define WFR_CCE_INT_STATUS_INT61_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT61_SMASK               0x2000000000000000ull
#define WFR_CCE_INT_STATUS_INT60_SHIFT               60
#define WFR_CCE_INT_STATUS_INT60_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT60_SMASK               0x1000000000000000ull
#define WFR_CCE_INT_STATUS_INT59_SHIFT               59
#define WFR_CCE_INT_STATUS_INT59_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT59_SMASK               0x800000000000000ull
#define WFR_CCE_INT_STATUS_INT58_SHIFT               58
#define WFR_CCE_INT_STATUS_INT58_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT58_SMASK               0x400000000000000ull
#define WFR_CCE_INT_STATUS_INT57_SHIFT               57
#define WFR_CCE_INT_STATUS_INT57_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT57_SMASK               0x200000000000000ull
#define WFR_CCE_INT_STATUS_INT56_SHIFT               56
#define WFR_CCE_INT_STATUS_INT56_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT56_SMASK               0x100000000000000ull
#define WFR_CCE_INT_STATUS_INT55_SHIFT               55
#define WFR_CCE_INT_STATUS_INT55_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT55_SMASK               0x80000000000000ull
#define WFR_CCE_INT_STATUS_INT54_SHIFT               54
#define WFR_CCE_INT_STATUS_INT54_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT54_SMASK               0x40000000000000ull
#define WFR_CCE_INT_STATUS_INT53_SHIFT               53
#define WFR_CCE_INT_STATUS_INT53_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT53_SMASK               0x20000000000000ull
#define WFR_CCE_INT_STATUS_INT52_SHIFT               52
#define WFR_CCE_INT_STATUS_INT52_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT52_SMASK               0x10000000000000ull
#define WFR_CCE_INT_STATUS_INT51_SHIFT               51
#define WFR_CCE_INT_STATUS_INT51_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT51_SMASK               0x8000000000000ull
#define WFR_CCE_INT_STATUS_INT50_SHIFT               50
#define WFR_CCE_INT_STATUS_INT50_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT50_SMASK               0x4000000000000ull
#define WFR_CCE_INT_STATUS_INT49_SHIFT               49
#define WFR_CCE_INT_STATUS_INT49_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT49_SMASK               0x2000000000000ull
#define WFR_CCE_INT_STATUS_INT48_SHIFT               48
#define WFR_CCE_INT_STATUS_INT48_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT48_SMASK               0x1000000000000ull
#define WFR_CCE_INT_STATUS_INT47_SHIFT               47
#define WFR_CCE_INT_STATUS_INT47_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT47_SMASK               0x800000000000ull
#define WFR_CCE_INT_STATUS_INT46_SHIFT               46
#define WFR_CCE_INT_STATUS_INT46_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT46_SMASK               0x400000000000ull
#define WFR_CCE_INT_STATUS_INT45_SHIFT               45
#define WFR_CCE_INT_STATUS_INT45_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT45_SMASK               0x200000000000ull
#define WFR_CCE_INT_STATUS_INT44_SHIFT               44
#define WFR_CCE_INT_STATUS_INT44_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT44_SMASK               0x100000000000ull
#define WFR_CCE_INT_STATUS_INT43_SHIFT               43
#define WFR_CCE_INT_STATUS_INT43_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT43_SMASK               0x80000000000ull
#define WFR_CCE_INT_STATUS_INT42_SHIFT               42
#define WFR_CCE_INT_STATUS_INT42_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT42_SMASK               0x40000000000ull
#define WFR_CCE_INT_STATUS_INT41_SHIFT               41
#define WFR_CCE_INT_STATUS_INT41_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT41_SMASK               0x20000000000ull
#define WFR_CCE_INT_STATUS_INT40_SHIFT               40
#define WFR_CCE_INT_STATUS_INT40_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT40_SMASK               0x10000000000ull
#define WFR_CCE_INT_STATUS_INT39_SHIFT               39
#define WFR_CCE_INT_STATUS_INT39_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT39_SMASK               0x8000000000ull
#define WFR_CCE_INT_STATUS_INT38_SHIFT               38
#define WFR_CCE_INT_STATUS_INT38_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT38_SMASK               0x4000000000ull
#define WFR_CCE_INT_STATUS_INT37_SHIFT               37
#define WFR_CCE_INT_STATUS_INT37_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT37_SMASK               0x2000000000ull
#define WFR_CCE_INT_STATUS_INT36_SHIFT               36
#define WFR_CCE_INT_STATUS_INT36_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT36_SMASK               0x1000000000ull
#define WFR_CCE_INT_STATUS_INT35_SHIFT               35
#define WFR_CCE_INT_STATUS_INT35_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT35_SMASK               0x800000000ull
#define WFR_CCE_INT_STATUS_INT34_SHIFT               34
#define WFR_CCE_INT_STATUS_INT34_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT34_SMASK               0x400000000ull
#define WFR_CCE_INT_STATUS_INT33_SHIFT               33
#define WFR_CCE_INT_STATUS_INT33_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT33_SMASK               0x200000000ull
#define WFR_CCE_INT_STATUS_INT32_SHIFT               32
#define WFR_CCE_INT_STATUS_INT32_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT32_SMASK               0x100000000ull
#define WFR_CCE_INT_STATUS_INT31_SHIFT               31
#define WFR_CCE_INT_STATUS_INT31_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT31_SMASK               0x80000000ull
#define WFR_CCE_INT_STATUS_INT30_SHIFT               30
#define WFR_CCE_INT_STATUS_INT30_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT30_SMASK               0x40000000ull
#define WFR_CCE_INT_STATUS_INT29_SHIFT               29
#define WFR_CCE_INT_STATUS_INT29_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT29_SMASK               0x20000000ull
#define WFR_CCE_INT_STATUS_INT28_SHIFT               28
#define WFR_CCE_INT_STATUS_INT28_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT28_SMASK               0x10000000ull
#define WFR_CCE_INT_STATUS_INT27_SHIFT               27
#define WFR_CCE_INT_STATUS_INT27_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT27_SMASK               0x8000000ull
#define WFR_CCE_INT_STATUS_INT26_SHIFT               26
#define WFR_CCE_INT_STATUS_INT26_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT26_SMASK               0x4000000ull
#define WFR_CCE_INT_STATUS_INT25_SHIFT               25
#define WFR_CCE_INT_STATUS_INT25_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT25_SMASK               0x2000000ull
#define WFR_CCE_INT_STATUS_INT24_SHIFT               24
#define WFR_CCE_INT_STATUS_INT24_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT24_SMASK               0x1000000ull
#define WFR_CCE_INT_STATUS_INT23_SHIFT               23
#define WFR_CCE_INT_STATUS_INT23_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT23_SMASK               0x800000ull
#define WFR_CCE_INT_STATUS_INT22_SHIFT               22
#define WFR_CCE_INT_STATUS_INT22_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT22_SMASK               0x400000ull
#define WFR_CCE_INT_STATUS_INT21_SHIFT               21
#define WFR_CCE_INT_STATUS_INT21_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT21_SMASK               0x200000ull
#define WFR_CCE_INT_STATUS_INT20_SHIFT               20
#define WFR_CCE_INT_STATUS_INT20_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT20_SMASK               0x100000ull
#define WFR_CCE_INT_STATUS_INT19_SHIFT               19
#define WFR_CCE_INT_STATUS_INT19_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT19_SMASK               0x80000ull
#define WFR_CCE_INT_STATUS_INT18_SHIFT               18
#define WFR_CCE_INT_STATUS_INT18_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT18_SMASK               0x40000ull
#define WFR_CCE_INT_STATUS_INT17_SHIFT               17
#define WFR_CCE_INT_STATUS_INT17_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT17_SMASK               0x20000ull
#define WFR_CCE_INT_STATUS_INT16_SHIFT               16
#define WFR_CCE_INT_STATUS_INT16_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT16_SMASK               0x10000ull
#define WFR_CCE_INT_STATUS_INT15_SHIFT               15
#define WFR_CCE_INT_STATUS_INT15_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT15_SMASK               0x8000ull
#define WFR_CCE_INT_STATUS_INT14_SHIFT               14
#define WFR_CCE_INT_STATUS_INT14_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT14_SMASK               0x4000ull
#define WFR_CCE_INT_STATUS_INT13_SHIFT               13
#define WFR_CCE_INT_STATUS_INT13_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT13_SMASK               0x2000ull
#define WFR_CCE_INT_STATUS_INT12_SHIFT               12
#define WFR_CCE_INT_STATUS_INT12_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT12_SMASK               0x1000ull
#define WFR_CCE_INT_STATUS_INT11_SHIFT               11
#define WFR_CCE_INT_STATUS_INT11_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT11_SMASK               0x800ull
#define WFR_CCE_INT_STATUS_INT10_SHIFT               10
#define WFR_CCE_INT_STATUS_INT10_MASK                0x1ull
#define WFR_CCE_INT_STATUS_INT10_SMASK               0x400ull
#define WFR_CCE_INT_STATUS_INT9_SHIFT                9
#define WFR_CCE_INT_STATUS_INT9_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT9_SMASK                0x200ull
#define WFR_CCE_INT_STATUS_INT8_SHIFT                8
#define WFR_CCE_INT_STATUS_INT8_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT8_SMASK                0x100ull
#define WFR_CCE_INT_STATUS_INT7_SHIFT                7
#define WFR_CCE_INT_STATUS_INT7_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT7_SMASK                0x80ull
#define WFR_CCE_INT_STATUS_INT6_SHIFT                6
#define WFR_CCE_INT_STATUS_INT6_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT6_SMASK                0x40ull
#define WFR_CCE_INT_STATUS_INT5_SHIFT                5
#define WFR_CCE_INT_STATUS_INT5_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT5_SMASK                0x20ull
#define WFR_CCE_INT_STATUS_INT4_SHIFT                4
#define WFR_CCE_INT_STATUS_INT4_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT4_SMASK                0x10ull
#define WFR_CCE_INT_STATUS_INT3_SHIFT                3
#define WFR_CCE_INT_STATUS_INT3_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT3_SMASK                0x8ull
#define WFR_CCE_INT_STATUS_INT2_SHIFT                2
#define WFR_CCE_INT_STATUS_INT2_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT2_SMASK                0x4ull
#define WFR_CCE_INT_STATUS_INT1_SHIFT                1
#define WFR_CCE_INT_STATUS_INT1_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT1_SMASK                0x2ull
#define WFR_CCE_INT_STATUS_INT0_SHIFT                0
#define WFR_CCE_INT_STATUS_INT0_MASK                 0x1ull
#define WFR_CCE_INT_STATUS_INT0_SMASK                0x1ull
/*
* Table #17 of 230_CCE_Registers.xml - CceIntMask
* This CSR array is used to set the interrupt mask. Bit i of interrupt register 
* j corresponds to interrupt number 64j + i.
*/
#define WFR_CCE_INT_MASK                             (WFR_CCE + 0x000000000200)
#define WFR_CCE_INT_MASK_RESETCSR                    0x0000000000000000ull
#define WFR_CCE_INT_MASK_INT63_SHIFT                 63
#define WFR_CCE_INT_MASK_INT63_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT63_SMASK                 0x8000000000000000ull
#define WFR_CCE_INT_MASK_INT62_SHIFT                 62
#define WFR_CCE_INT_MASK_INT62_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT62_SMASK                 0x4000000000000000ull
#define WFR_CCE_INT_MASK_INT61_SHIFT                 61
#define WFR_CCE_INT_MASK_INT61_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT61_SMASK                 0x2000000000000000ull
#define WFR_CCE_INT_MASK_INT60_SHIFT                 60
#define WFR_CCE_INT_MASK_INT60_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT60_SMASK                 0x1000000000000000ull
#define WFR_CCE_INT_MASK_INT59_SHIFT                 59
#define WFR_CCE_INT_MASK_INT59_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT59_SMASK                 0x800000000000000ull
#define WFR_CCE_INT_MASK_INT58_SHIFT                 58
#define WFR_CCE_INT_MASK_INT58_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT58_SMASK                 0x400000000000000ull
#define WFR_CCE_INT_MASK_INT57_SHIFT                 57
#define WFR_CCE_INT_MASK_INT57_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT57_SMASK                 0x200000000000000ull
#define WFR_CCE_INT_MASK_INT56_SHIFT                 56
#define WFR_CCE_INT_MASK_INT56_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT56_SMASK                 0x100000000000000ull
#define WFR_CCE_INT_MASK_INT55_SHIFT                 55
#define WFR_CCE_INT_MASK_INT55_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT55_SMASK                 0x80000000000000ull
#define WFR_CCE_INT_MASK_INT54_SHIFT                 54
#define WFR_CCE_INT_MASK_INT54_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT54_SMASK                 0x40000000000000ull
#define WFR_CCE_INT_MASK_INT53_SHIFT                 53
#define WFR_CCE_INT_MASK_INT53_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT53_SMASK                 0x20000000000000ull
#define WFR_CCE_INT_MASK_INT52_SHIFT                 52
#define WFR_CCE_INT_MASK_INT52_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT52_SMASK                 0x10000000000000ull
#define WFR_CCE_INT_MASK_INT51_SHIFT                 51
#define WFR_CCE_INT_MASK_INT51_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT51_SMASK                 0x8000000000000ull
#define WFR_CCE_INT_MASK_INT50_SHIFT                 50
#define WFR_CCE_INT_MASK_INT50_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT50_SMASK                 0x4000000000000ull
#define WFR_CCE_INT_MASK_INT49_SHIFT                 49
#define WFR_CCE_INT_MASK_INT49_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT49_SMASK                 0x2000000000000ull
#define WFR_CCE_INT_MASK_INT48_SHIFT                 48
#define WFR_CCE_INT_MASK_INT48_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT48_SMASK                 0x1000000000000ull
#define WFR_CCE_INT_MASK_INT47_SHIFT                 47
#define WFR_CCE_INT_MASK_INT47_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT47_SMASK                 0x800000000000ull
#define WFR_CCE_INT_MASK_INT46_SHIFT                 46
#define WFR_CCE_INT_MASK_INT46_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT46_SMASK                 0x400000000000ull
#define WFR_CCE_INT_MASK_INT45_SHIFT                 45
#define WFR_CCE_INT_MASK_INT45_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT45_SMASK                 0x200000000000ull
#define WFR_CCE_INT_MASK_INT44_SHIFT                 44
#define WFR_CCE_INT_MASK_INT44_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT44_SMASK                 0x100000000000ull
#define WFR_CCE_INT_MASK_INT43_SHIFT                 43
#define WFR_CCE_INT_MASK_INT43_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT43_SMASK                 0x80000000000ull
#define WFR_CCE_INT_MASK_INT42_SHIFT                 42
#define WFR_CCE_INT_MASK_INT42_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT42_SMASK                 0x40000000000ull
#define WFR_CCE_INT_MASK_INT41_SHIFT                 41
#define WFR_CCE_INT_MASK_INT41_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT41_SMASK                 0x20000000000ull
#define WFR_CCE_INT_MASK_INT40_SHIFT                 40
#define WFR_CCE_INT_MASK_INT40_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT40_SMASK                 0x10000000000ull
#define WFR_CCE_INT_MASK_INT39_SHIFT                 39
#define WFR_CCE_INT_MASK_INT39_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT39_SMASK                 0x8000000000ull
#define WFR_CCE_INT_MASK_INT38_SHIFT                 38
#define WFR_CCE_INT_MASK_INT38_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT38_SMASK                 0x4000000000ull
#define WFR_CCE_INT_MASK_INT37_SHIFT                 37
#define WFR_CCE_INT_MASK_INT37_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT37_SMASK                 0x2000000000ull
#define WFR_CCE_INT_MASK_INT36_SHIFT                 36
#define WFR_CCE_INT_MASK_INT36_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT36_SMASK                 0x1000000000ull
#define WFR_CCE_INT_MASK_INT35_SHIFT                 35
#define WFR_CCE_INT_MASK_INT35_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT35_SMASK                 0x800000000ull
#define WFR_CCE_INT_MASK_INT34_SHIFT                 34
#define WFR_CCE_INT_MASK_INT34_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT34_SMASK                 0x400000000ull
#define WFR_CCE_INT_MASK_INT33_SHIFT                 33
#define WFR_CCE_INT_MASK_INT33_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT33_SMASK                 0x200000000ull
#define WFR_CCE_INT_MASK_INT32_SHIFT                 32
#define WFR_CCE_INT_MASK_INT32_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT32_SMASK                 0x100000000ull
#define WFR_CCE_INT_MASK_INT31_SHIFT                 31
#define WFR_CCE_INT_MASK_INT31_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT31_SMASK                 0x80000000ull
#define WFR_CCE_INT_MASK_INT30_SHIFT                 30
#define WFR_CCE_INT_MASK_INT30_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT30_SMASK                 0x40000000ull
#define WFR_CCE_INT_MASK_INT29_SHIFT                 29
#define WFR_CCE_INT_MASK_INT29_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT29_SMASK                 0x20000000ull
#define WFR_CCE_INT_MASK_INT28_SHIFT                 28
#define WFR_CCE_INT_MASK_INT28_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT28_SMASK                 0x10000000ull
#define WFR_CCE_INT_MASK_INT27_SHIFT                 27
#define WFR_CCE_INT_MASK_INT27_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT27_SMASK                 0x8000000ull
#define WFR_CCE_INT_MASK_INT26_SHIFT                 26
#define WFR_CCE_INT_MASK_INT26_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT26_SMASK                 0x4000000ull
#define WFR_CCE_INT_MASK_INT25_SHIFT                 25
#define WFR_CCE_INT_MASK_INT25_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT25_SMASK                 0x2000000ull
#define WFR_CCE_INT_MASK_INT24_SHIFT                 24
#define WFR_CCE_INT_MASK_INT24_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT24_SMASK                 0x1000000ull
#define WFR_CCE_INT_MASK_INT23_SHIFT                 23
#define WFR_CCE_INT_MASK_INT23_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT23_SMASK                 0x800000ull
#define WFR_CCE_INT_MASK_INT22_SHIFT                 22
#define WFR_CCE_INT_MASK_INT22_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT22_SMASK                 0x400000ull
#define WFR_CCE_INT_MASK_INT21_SHIFT                 21
#define WFR_CCE_INT_MASK_INT21_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT21_SMASK                 0x200000ull
#define WFR_CCE_INT_MASK_INT20_SHIFT                 20
#define WFR_CCE_INT_MASK_INT20_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT20_SMASK                 0x100000ull
#define WFR_CCE_INT_MASK_INT19_SHIFT                 19
#define WFR_CCE_INT_MASK_INT19_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT19_SMASK                 0x80000ull
#define WFR_CCE_INT_MASK_INT18_SHIFT                 18
#define WFR_CCE_INT_MASK_INT18_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT18_SMASK                 0x40000ull
#define WFR_CCE_INT_MASK_INT17_SHIFT                 17
#define WFR_CCE_INT_MASK_INT17_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT17_SMASK                 0x20000ull
#define WFR_CCE_INT_MASK_INT16_SHIFT                 16
#define WFR_CCE_INT_MASK_INT16_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT16_SMASK                 0x10000ull
#define WFR_CCE_INT_MASK_INT15_SHIFT                 15
#define WFR_CCE_INT_MASK_INT15_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT15_SMASK                 0x8000ull
#define WFR_CCE_INT_MASK_INT14_SHIFT                 14
#define WFR_CCE_INT_MASK_INT14_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT14_SMASK                 0x4000ull
#define WFR_CCE_INT_MASK_INT13_SHIFT                 13
#define WFR_CCE_INT_MASK_INT13_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT13_SMASK                 0x2000ull
#define WFR_CCE_INT_MASK_INT12_SHIFT                 12
#define WFR_CCE_INT_MASK_INT12_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT12_SMASK                 0x1000ull
#define WFR_CCE_INT_MASK_INT11_SHIFT                 11
#define WFR_CCE_INT_MASK_INT11_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT11_SMASK                 0x800ull
#define WFR_CCE_INT_MASK_INT10_SHIFT                 10
#define WFR_CCE_INT_MASK_INT10_MASK                  0x1ull
#define WFR_CCE_INT_MASK_INT10_SMASK                 0x400ull
#define WFR_CCE_INT_MASK_INT9_SHIFT                  9
#define WFR_CCE_INT_MASK_INT9_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT9_SMASK                  0x200ull
#define WFR_CCE_INT_MASK_INT8_SHIFT                  8
#define WFR_CCE_INT_MASK_INT8_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT8_SMASK                  0x100ull
#define WFR_CCE_INT_MASK_INT7_SHIFT                  7
#define WFR_CCE_INT_MASK_INT7_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT7_SMASK                  0x80ull
#define WFR_CCE_INT_MASK_INT6_SHIFT                  6
#define WFR_CCE_INT_MASK_INT6_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT6_SMASK                  0x40ull
#define WFR_CCE_INT_MASK_INT5_SHIFT                  5
#define WFR_CCE_INT_MASK_INT5_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT5_SMASK                  0x20ull
#define WFR_CCE_INT_MASK_INT4_SHIFT                  4
#define WFR_CCE_INT_MASK_INT4_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT4_SMASK                  0x10ull
#define WFR_CCE_INT_MASK_INT3_SHIFT                  3
#define WFR_CCE_INT_MASK_INT3_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT3_SMASK                  0x8ull
#define WFR_CCE_INT_MASK_INT2_SHIFT                  2
#define WFR_CCE_INT_MASK_INT2_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT2_SMASK                  0x4ull
#define WFR_CCE_INT_MASK_INT1_SHIFT                  1
#define WFR_CCE_INT_MASK_INT1_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT1_SMASK                  0x2ull
#define WFR_CCE_INT_MASK_INT0_SHIFT                  0
#define WFR_CCE_INT_MASK_INT0_MASK                   0x1ull
#define WFR_CCE_INT_MASK_INT0_SMASK                  0x1ull
/*
* Table #18 of 230_CCE_Registers.xml - CceIntClear
* This CSR array is used to clear an interrupt or interrupts. Each bit that is 
* written as 1 will clear down the interrupt source, and will also clear out the 
* entire corresponding CceIntBlocked CSR. Bit i of interrupt register j 
* corresponds to interrupt number 64j + i.
*/
#define WFR_CCE_INT_CLEAR                            (WFR_CCE + 0x000000000300)
#define WFR_CCE_INT_CLEAR_RESETCSR                   0x0000000000000000ull
#define WFR_CCE_INT_CLEAR_INT63_SHIFT                63
#define WFR_CCE_INT_CLEAR_INT63_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT63_SMASK                0x8000000000000000ull
#define WFR_CCE_INT_CLEAR_INT62_SHIFT                62
#define WFR_CCE_INT_CLEAR_INT62_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT62_SMASK                0x4000000000000000ull
#define WFR_CCE_INT_CLEAR_INT61_SHIFT                61
#define WFR_CCE_INT_CLEAR_INT61_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT61_SMASK                0x2000000000000000ull
#define WFR_CCE_INT_CLEAR_INT60_SHIFT                60
#define WFR_CCE_INT_CLEAR_INT60_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT60_SMASK                0x1000000000000000ull
#define WFR_CCE_INT_CLEAR_INT59_SHIFT                59
#define WFR_CCE_INT_CLEAR_INT59_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT59_SMASK                0x800000000000000ull
#define WFR_CCE_INT_CLEAR_INT58_SHIFT                58
#define WFR_CCE_INT_CLEAR_INT58_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT58_SMASK                0x400000000000000ull
#define WFR_CCE_INT_CLEAR_INT57_SHIFT                57
#define WFR_CCE_INT_CLEAR_INT57_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT57_SMASK                0x200000000000000ull
#define WFR_CCE_INT_CLEAR_INT56_SHIFT                56
#define WFR_CCE_INT_CLEAR_INT56_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT56_SMASK                0x100000000000000ull
#define WFR_CCE_INT_CLEAR_INT55_SHIFT                55
#define WFR_CCE_INT_CLEAR_INT55_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT55_SMASK                0x80000000000000ull
#define WFR_CCE_INT_CLEAR_INT54_SHIFT                54
#define WFR_CCE_INT_CLEAR_INT54_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT54_SMASK                0x40000000000000ull
#define WFR_CCE_INT_CLEAR_INT53_SHIFT                53
#define WFR_CCE_INT_CLEAR_INT53_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT53_SMASK                0x20000000000000ull
#define WFR_CCE_INT_CLEAR_INT52_SHIFT                52
#define WFR_CCE_INT_CLEAR_INT52_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT52_SMASK                0x10000000000000ull
#define WFR_CCE_INT_CLEAR_INT51_SHIFT                51
#define WFR_CCE_INT_CLEAR_INT51_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT51_SMASK                0x8000000000000ull
#define WFR_CCE_INT_CLEAR_INT50_SHIFT                50
#define WFR_CCE_INT_CLEAR_INT50_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT50_SMASK                0x4000000000000ull
#define WFR_CCE_INT_CLEAR_INT49_SHIFT                49
#define WFR_CCE_INT_CLEAR_INT49_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT49_SMASK                0x2000000000000ull
#define WFR_CCE_INT_CLEAR_INT48_SHIFT                48
#define WFR_CCE_INT_CLEAR_INT48_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT48_SMASK                0x1000000000000ull
#define WFR_CCE_INT_CLEAR_INT47_SHIFT                47
#define WFR_CCE_INT_CLEAR_INT47_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT47_SMASK                0x800000000000ull
#define WFR_CCE_INT_CLEAR_INT46_SHIFT                46
#define WFR_CCE_INT_CLEAR_INT46_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT46_SMASK                0x400000000000ull
#define WFR_CCE_INT_CLEAR_INT45_SHIFT                45
#define WFR_CCE_INT_CLEAR_INT45_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT45_SMASK                0x200000000000ull
#define WFR_CCE_INT_CLEAR_INT44_SHIFT                44
#define WFR_CCE_INT_CLEAR_INT44_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT44_SMASK                0x100000000000ull
#define WFR_CCE_INT_CLEAR_INT43_SHIFT                43
#define WFR_CCE_INT_CLEAR_INT43_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT43_SMASK                0x80000000000ull
#define WFR_CCE_INT_CLEAR_INT42_SHIFT                42
#define WFR_CCE_INT_CLEAR_INT42_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT42_SMASK                0x40000000000ull
#define WFR_CCE_INT_CLEAR_INT41_SHIFT                41
#define WFR_CCE_INT_CLEAR_INT41_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT41_SMASK                0x20000000000ull
#define WFR_CCE_INT_CLEAR_INT40_SHIFT                40
#define WFR_CCE_INT_CLEAR_INT40_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT40_SMASK                0x10000000000ull
#define WFR_CCE_INT_CLEAR_INT39_SHIFT                39
#define WFR_CCE_INT_CLEAR_INT39_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT39_SMASK                0x8000000000ull
#define WFR_CCE_INT_CLEAR_INT38_SHIFT                38
#define WFR_CCE_INT_CLEAR_INT38_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT38_SMASK                0x4000000000ull
#define WFR_CCE_INT_CLEAR_INT37_SHIFT                37
#define WFR_CCE_INT_CLEAR_INT37_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT37_SMASK                0x2000000000ull
#define WFR_CCE_INT_CLEAR_INT36_SHIFT                36
#define WFR_CCE_INT_CLEAR_INT36_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT36_SMASK                0x1000000000ull
#define WFR_CCE_INT_CLEAR_INT35_SHIFT                35
#define WFR_CCE_INT_CLEAR_INT35_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT35_SMASK                0x800000000ull
#define WFR_CCE_INT_CLEAR_INT34_SHIFT                34
#define WFR_CCE_INT_CLEAR_INT34_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT34_SMASK                0x400000000ull
#define WFR_CCE_INT_CLEAR_INT33_SHIFT                33
#define WFR_CCE_INT_CLEAR_INT33_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT33_SMASK                0x200000000ull
#define WFR_CCE_INT_CLEAR_INT32_SHIFT                32
#define WFR_CCE_INT_CLEAR_INT32_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT32_SMASK                0x100000000ull
#define WFR_CCE_INT_CLEAR_INT31_SHIFT                31
#define WFR_CCE_INT_CLEAR_INT31_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT31_SMASK                0x80000000ull
#define WFR_CCE_INT_CLEAR_INT30_SHIFT                30
#define WFR_CCE_INT_CLEAR_INT30_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT30_SMASK                0x40000000ull
#define WFR_CCE_INT_CLEAR_INT29_SHIFT                29
#define WFR_CCE_INT_CLEAR_INT29_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT29_SMASK                0x20000000ull
#define WFR_CCE_INT_CLEAR_INT28_SHIFT                28
#define WFR_CCE_INT_CLEAR_INT28_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT28_SMASK                0x10000000ull
#define WFR_CCE_INT_CLEAR_INT27_SHIFT                27
#define WFR_CCE_INT_CLEAR_INT27_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT27_SMASK                0x8000000ull
#define WFR_CCE_INT_CLEAR_INT26_SHIFT                26
#define WFR_CCE_INT_CLEAR_INT26_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT26_SMASK                0x4000000ull
#define WFR_CCE_INT_CLEAR_INT25_SHIFT                25
#define WFR_CCE_INT_CLEAR_INT25_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT25_SMASK                0x2000000ull
#define WFR_CCE_INT_CLEAR_INT24_SHIFT                24
#define WFR_CCE_INT_CLEAR_INT24_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT24_SMASK                0x1000000ull
#define WFR_CCE_INT_CLEAR_INT23_SHIFT                23
#define WFR_CCE_INT_CLEAR_INT23_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT23_SMASK                0x800000ull
#define WFR_CCE_INT_CLEAR_INT22_SHIFT                22
#define WFR_CCE_INT_CLEAR_INT22_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT22_SMASK                0x400000ull
#define WFR_CCE_INT_CLEAR_INT21_SHIFT                21
#define WFR_CCE_INT_CLEAR_INT21_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT21_SMASK                0x200000ull
#define WFR_CCE_INT_CLEAR_INT20_SHIFT                20
#define WFR_CCE_INT_CLEAR_INT20_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT20_SMASK                0x100000ull
#define WFR_CCE_INT_CLEAR_INT19_SHIFT                19
#define WFR_CCE_INT_CLEAR_INT19_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT19_SMASK                0x80000ull
#define WFR_CCE_INT_CLEAR_INT18_SHIFT                18
#define WFR_CCE_INT_CLEAR_INT18_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT18_SMASK                0x40000ull
#define WFR_CCE_INT_CLEAR_INT17_SHIFT                17
#define WFR_CCE_INT_CLEAR_INT17_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT17_SMASK                0x20000ull
#define WFR_CCE_INT_CLEAR_INT16_SHIFT                16
#define WFR_CCE_INT_CLEAR_INT16_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT16_SMASK                0x10000ull
#define WFR_CCE_INT_CLEAR_INT15_SHIFT                15
#define WFR_CCE_INT_CLEAR_INT15_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT15_SMASK                0x8000ull
#define WFR_CCE_INT_CLEAR_INT14_SHIFT                14
#define WFR_CCE_INT_CLEAR_INT14_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT14_SMASK                0x4000ull
#define WFR_CCE_INT_CLEAR_INT13_SHIFT                13
#define WFR_CCE_INT_CLEAR_INT13_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT13_SMASK                0x2000ull
#define WFR_CCE_INT_CLEAR_INT12_SHIFT                12
#define WFR_CCE_INT_CLEAR_INT12_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT12_SMASK                0x1000ull
#define WFR_CCE_INT_CLEAR_INT11_SHIFT                11
#define WFR_CCE_INT_CLEAR_INT11_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT11_SMASK                0x800ull
#define WFR_CCE_INT_CLEAR_INT10_SHIFT                10
#define WFR_CCE_INT_CLEAR_INT10_MASK                 0x1ull
#define WFR_CCE_INT_CLEAR_INT10_SMASK                0x400ull
#define WFR_CCE_INT_CLEAR_INT9_SHIFT                 9
#define WFR_CCE_INT_CLEAR_INT9_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT9_SMASK                 0x200ull
#define WFR_CCE_INT_CLEAR_INT8_SHIFT                 8
#define WFR_CCE_INT_CLEAR_INT8_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT8_SMASK                 0x100ull
#define WFR_CCE_INT_CLEAR_INT7_SHIFT                 7
#define WFR_CCE_INT_CLEAR_INT7_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT7_SMASK                 0x80ull
#define WFR_CCE_INT_CLEAR_INT6_SHIFT                 6
#define WFR_CCE_INT_CLEAR_INT6_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT6_SMASK                 0x40ull
#define WFR_CCE_INT_CLEAR_INT5_SHIFT                 5
#define WFR_CCE_INT_CLEAR_INT5_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT5_SMASK                 0x20ull
#define WFR_CCE_INT_CLEAR_INT4_SHIFT                 4
#define WFR_CCE_INT_CLEAR_INT4_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT4_SMASK                 0x10ull
#define WFR_CCE_INT_CLEAR_INT3_SHIFT                 3
#define WFR_CCE_INT_CLEAR_INT3_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT3_SMASK                 0x8ull
#define WFR_CCE_INT_CLEAR_INT2_SHIFT                 2
#define WFR_CCE_INT_CLEAR_INT2_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT2_SMASK                 0x4ull
#define WFR_CCE_INT_CLEAR_INT1_SHIFT                 1
#define WFR_CCE_INT_CLEAR_INT1_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT1_SMASK                 0x2ull
#define WFR_CCE_INT_CLEAR_INT0_SHIFT                 0
#define WFR_CCE_INT_CLEAR_INT0_MASK                  0x1ull
#define WFR_CCE_INT_CLEAR_INT0_SMASK                 0x1ull
/*
* Table #19 of 230_CCE_Registers.xml - CceIntForce
* This CSR array is used to force the setting of an interrupt or interrupts. 
* Each bit that is written as 1 will set the interrupt source. This feature is 
* for testing purposes. Bit i of interrupt register j corresponds to interrupt 
* number 64j + i.
*/
#define WFR_CCE_INT_FORCE                            (WFR_CCE + 0x000000000400)
#define WFR_CCE_INT_FORCE_RESETCSR                   0x0000000000000000ull
#define WFR_CCE_INT_FORCE_INT63_SHIFT                63
#define WFR_CCE_INT_FORCE_INT63_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT63_SMASK                0x8000000000000000ull
#define WFR_CCE_INT_FORCE_INT62_SHIFT                62
#define WFR_CCE_INT_FORCE_INT62_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT62_SMASK                0x4000000000000000ull
#define WFR_CCE_INT_FORCE_INT61_SHIFT                61
#define WFR_CCE_INT_FORCE_INT61_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT61_SMASK                0x2000000000000000ull
#define WFR_CCE_INT_FORCE_INT60_SHIFT                60
#define WFR_CCE_INT_FORCE_INT60_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT60_SMASK                0x1000000000000000ull
#define WFR_CCE_INT_FORCE_INT59_SHIFT                59
#define WFR_CCE_INT_FORCE_INT59_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT59_SMASK                0x800000000000000ull
#define WFR_CCE_INT_FORCE_INT58_SHIFT                58
#define WFR_CCE_INT_FORCE_INT58_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT58_SMASK                0x400000000000000ull
#define WFR_CCE_INT_FORCE_INT57_SHIFT                57
#define WFR_CCE_INT_FORCE_INT57_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT57_SMASK                0x200000000000000ull
#define WFR_CCE_INT_FORCE_INT56_SHIFT                56
#define WFR_CCE_INT_FORCE_INT56_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT56_SMASK                0x100000000000000ull
#define WFR_CCE_INT_FORCE_INT55_SHIFT                55
#define WFR_CCE_INT_FORCE_INT55_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT55_SMASK                0x80000000000000ull
#define WFR_CCE_INT_FORCE_INT54_SHIFT                54
#define WFR_CCE_INT_FORCE_INT54_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT54_SMASK                0x40000000000000ull
#define WFR_CCE_INT_FORCE_INT53_SHIFT                53
#define WFR_CCE_INT_FORCE_INT53_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT53_SMASK                0x20000000000000ull
#define WFR_CCE_INT_FORCE_INT52_SHIFT                52
#define WFR_CCE_INT_FORCE_INT52_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT52_SMASK                0x10000000000000ull
#define WFR_CCE_INT_FORCE_INT51_SHIFT                51
#define WFR_CCE_INT_FORCE_INT51_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT51_SMASK                0x8000000000000ull
#define WFR_CCE_INT_FORCE_INT50_SHIFT                50
#define WFR_CCE_INT_FORCE_INT50_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT50_SMASK                0x4000000000000ull
#define WFR_CCE_INT_FORCE_INT49_SHIFT                49
#define WFR_CCE_INT_FORCE_INT49_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT49_SMASK                0x2000000000000ull
#define WFR_CCE_INT_FORCE_INT48_SHIFT                48
#define WFR_CCE_INT_FORCE_INT48_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT48_SMASK                0x1000000000000ull
#define WFR_CCE_INT_FORCE_INT47_SHIFT                47
#define WFR_CCE_INT_FORCE_INT47_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT47_SMASK                0x800000000000ull
#define WFR_CCE_INT_FORCE_INT46_SHIFT                46
#define WFR_CCE_INT_FORCE_INT46_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT46_SMASK                0x400000000000ull
#define WFR_CCE_INT_FORCE_INT45_SHIFT                45
#define WFR_CCE_INT_FORCE_INT45_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT45_SMASK                0x200000000000ull
#define WFR_CCE_INT_FORCE_INT44_SHIFT                44
#define WFR_CCE_INT_FORCE_INT44_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT44_SMASK                0x100000000000ull
#define WFR_CCE_INT_FORCE_INT43_SHIFT                43
#define WFR_CCE_INT_FORCE_INT43_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT43_SMASK                0x80000000000ull
#define WFR_CCE_INT_FORCE_INT42_SHIFT                42
#define WFR_CCE_INT_FORCE_INT42_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT42_SMASK                0x40000000000ull
#define WFR_CCE_INT_FORCE_INT41_SHIFT                41
#define WFR_CCE_INT_FORCE_INT41_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT41_SMASK                0x20000000000ull
#define WFR_CCE_INT_FORCE_INT40_SHIFT                40
#define WFR_CCE_INT_FORCE_INT40_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT40_SMASK                0x10000000000ull
#define WFR_CCE_INT_FORCE_INT39_SHIFT                39
#define WFR_CCE_INT_FORCE_INT39_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT39_SMASK                0x8000000000ull
#define WFR_CCE_INT_FORCE_INT38_SHIFT                38
#define WFR_CCE_INT_FORCE_INT38_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT38_SMASK                0x4000000000ull
#define WFR_CCE_INT_FORCE_INT37_SHIFT                37
#define WFR_CCE_INT_FORCE_INT37_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT37_SMASK                0x2000000000ull
#define WFR_CCE_INT_FORCE_INT36_SHIFT                36
#define WFR_CCE_INT_FORCE_INT36_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT36_SMASK                0x1000000000ull
#define WFR_CCE_INT_FORCE_INT35_SHIFT                35
#define WFR_CCE_INT_FORCE_INT35_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT35_SMASK                0x800000000ull
#define WFR_CCE_INT_FORCE_INT34_SHIFT                34
#define WFR_CCE_INT_FORCE_INT34_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT34_SMASK                0x400000000ull
#define WFR_CCE_INT_FORCE_INT33_SHIFT                33
#define WFR_CCE_INT_FORCE_INT33_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT33_SMASK                0x200000000ull
#define WFR_CCE_INT_FORCE_INT32_SHIFT                32
#define WFR_CCE_INT_FORCE_INT32_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT32_SMASK                0x100000000ull
#define WFR_CCE_INT_FORCE_INT31_SHIFT                31
#define WFR_CCE_INT_FORCE_INT31_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT31_SMASK                0x80000000ull
#define WFR_CCE_INT_FORCE_INT30_SHIFT                30
#define WFR_CCE_INT_FORCE_INT30_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT30_SMASK                0x40000000ull
#define WFR_CCE_INT_FORCE_INT29_SHIFT                29
#define WFR_CCE_INT_FORCE_INT29_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT29_SMASK                0x20000000ull
#define WFR_CCE_INT_FORCE_INT28_SHIFT                28
#define WFR_CCE_INT_FORCE_INT28_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT28_SMASK                0x10000000ull
#define WFR_CCE_INT_FORCE_INT27_SHIFT                27
#define WFR_CCE_INT_FORCE_INT27_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT27_SMASK                0x8000000ull
#define WFR_CCE_INT_FORCE_INT26_SHIFT                26
#define WFR_CCE_INT_FORCE_INT26_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT26_SMASK                0x4000000ull
#define WFR_CCE_INT_FORCE_INT25_SHIFT                25
#define WFR_CCE_INT_FORCE_INT25_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT25_SMASK                0x2000000ull
#define WFR_CCE_INT_FORCE_INT24_SHIFT                24
#define WFR_CCE_INT_FORCE_INT24_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT24_SMASK                0x1000000ull
#define WFR_CCE_INT_FORCE_INT23_SHIFT                23
#define WFR_CCE_INT_FORCE_INT23_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT23_SMASK                0x800000ull
#define WFR_CCE_INT_FORCE_INT22_SHIFT                22
#define WFR_CCE_INT_FORCE_INT22_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT22_SMASK                0x400000ull
#define WFR_CCE_INT_FORCE_INT21_SHIFT                21
#define WFR_CCE_INT_FORCE_INT21_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT21_SMASK                0x200000ull
#define WFR_CCE_INT_FORCE_INT20_SHIFT                20
#define WFR_CCE_INT_FORCE_INT20_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT20_SMASK                0x100000ull
#define WFR_CCE_INT_FORCE_INT19_SHIFT                19
#define WFR_CCE_INT_FORCE_INT19_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT19_SMASK                0x80000ull
#define WFR_CCE_INT_FORCE_INT18_SHIFT                18
#define WFR_CCE_INT_FORCE_INT18_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT18_SMASK                0x40000ull
#define WFR_CCE_INT_FORCE_INT17_SHIFT                17
#define WFR_CCE_INT_FORCE_INT17_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT17_SMASK                0x20000ull
#define WFR_CCE_INT_FORCE_INT16_SHIFT                16
#define WFR_CCE_INT_FORCE_INT16_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT16_SMASK                0x10000ull
#define WFR_CCE_INT_FORCE_INT15_SHIFT                15
#define WFR_CCE_INT_FORCE_INT15_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT15_SMASK                0x8000ull
#define WFR_CCE_INT_FORCE_INT14_SHIFT                14
#define WFR_CCE_INT_FORCE_INT14_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT14_SMASK                0x4000ull
#define WFR_CCE_INT_FORCE_INT13_SHIFT                13
#define WFR_CCE_INT_FORCE_INT13_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT13_SMASK                0x2000ull
#define WFR_CCE_INT_FORCE_INT12_SHIFT                12
#define WFR_CCE_INT_FORCE_INT12_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT12_SMASK                0x1000ull
#define WFR_CCE_INT_FORCE_INT11_SHIFT                11
#define WFR_CCE_INT_FORCE_INT11_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT11_SMASK                0x800ull
#define WFR_CCE_INT_FORCE_INT10_SHIFT                10
#define WFR_CCE_INT_FORCE_INT10_MASK                 0x1ull
#define WFR_CCE_INT_FORCE_INT10_SMASK                0x400ull
#define WFR_CCE_INT_FORCE_INT9_SHIFT                 9
#define WFR_CCE_INT_FORCE_INT9_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT9_SMASK                 0x200ull
#define WFR_CCE_INT_FORCE_INT8_SHIFT                 8
#define WFR_CCE_INT_FORCE_INT8_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT8_SMASK                 0x100ull
#define WFR_CCE_INT_FORCE_INT7_SHIFT                 7
#define WFR_CCE_INT_FORCE_INT7_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT7_SMASK                 0x80ull
#define WFR_CCE_INT_FORCE_INT6_SHIFT                 6
#define WFR_CCE_INT_FORCE_INT6_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT6_SMASK                 0x40ull
#define WFR_CCE_INT_FORCE_INT5_SHIFT                 5
#define WFR_CCE_INT_FORCE_INT5_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT5_SMASK                 0x20ull
#define WFR_CCE_INT_FORCE_INT4_SHIFT                 4
#define WFR_CCE_INT_FORCE_INT4_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT4_SMASK                 0x10ull
#define WFR_CCE_INT_FORCE_INT3_SHIFT                 3
#define WFR_CCE_INT_FORCE_INT3_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT3_SMASK                 0x8ull
#define WFR_CCE_INT_FORCE_INT2_SHIFT                 2
#define WFR_CCE_INT_FORCE_INT2_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT2_SMASK                 0x4ull
#define WFR_CCE_INT_FORCE_INT1_SHIFT                 1
#define WFR_CCE_INT_FORCE_INT1_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT1_SMASK                 0x2ull
#define WFR_CCE_INT_FORCE_INT0_SHIFT                 0
#define WFR_CCE_INT_FORCE_INT0_MASK                  0x1ull
#define WFR_CCE_INT_FORCE_INT0_SMASK                 0x1ull
/*
* Table #20 of 230_CCE_Registers.xml - CceIntBlocked
* This CSR array reports interrupt blocked status. Bit i of interrupt register j 
* corresponds to interrupt number 64j + i.
*/
#define WFR_CCE_INT_BLOCKED                          (WFR_CCE + 0x000000000500)
#define WFR_CCE_INT_BLOCKED_RESETCSR                 0x0000000000000000ull
#define WFR_CCE_INT_BLOCKED_INT63_SHIFT              63
#define WFR_CCE_INT_BLOCKED_INT63_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT63_SMASK              0x8000000000000000ull
#define WFR_CCE_INT_BLOCKED_INT62_SHIFT              62
#define WFR_CCE_INT_BLOCKED_INT62_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT62_SMASK              0x4000000000000000ull
#define WFR_CCE_INT_BLOCKED_INT61_SHIFT              61
#define WFR_CCE_INT_BLOCKED_INT61_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT61_SMASK              0x2000000000000000ull
#define WFR_CCE_INT_BLOCKED_INT60_SHIFT              60
#define WFR_CCE_INT_BLOCKED_INT60_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT60_SMASK              0x1000000000000000ull
#define WFR_CCE_INT_BLOCKED_INT59_SHIFT              59
#define WFR_CCE_INT_BLOCKED_INT59_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT59_SMASK              0x800000000000000ull
#define WFR_CCE_INT_BLOCKED_INT58_SHIFT              58
#define WFR_CCE_INT_BLOCKED_INT58_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT58_SMASK              0x400000000000000ull
#define WFR_CCE_INT_BLOCKED_INT57_SHIFT              57
#define WFR_CCE_INT_BLOCKED_INT57_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT57_SMASK              0x200000000000000ull
#define WFR_CCE_INT_BLOCKED_INT56_SHIFT              56
#define WFR_CCE_INT_BLOCKED_INT56_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT56_SMASK              0x100000000000000ull
#define WFR_CCE_INT_BLOCKED_INT55_SHIFT              55
#define WFR_CCE_INT_BLOCKED_INT55_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT55_SMASK              0x80000000000000ull
#define WFR_CCE_INT_BLOCKED_INT54_SHIFT              54
#define WFR_CCE_INT_BLOCKED_INT54_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT54_SMASK              0x40000000000000ull
#define WFR_CCE_INT_BLOCKED_INT53_SHIFT              53
#define WFR_CCE_INT_BLOCKED_INT53_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT53_SMASK              0x20000000000000ull
#define WFR_CCE_INT_BLOCKED_INT52_SHIFT              52
#define WFR_CCE_INT_BLOCKED_INT52_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT52_SMASK              0x10000000000000ull
#define WFR_CCE_INT_BLOCKED_INT51_SHIFT              51
#define WFR_CCE_INT_BLOCKED_INT51_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT51_SMASK              0x8000000000000ull
#define WFR_CCE_INT_BLOCKED_INT50_SHIFT              50
#define WFR_CCE_INT_BLOCKED_INT50_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT50_SMASK              0x4000000000000ull
#define WFR_CCE_INT_BLOCKED_INT49_SHIFT              49
#define WFR_CCE_INT_BLOCKED_INT49_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT49_SMASK              0x2000000000000ull
#define WFR_CCE_INT_BLOCKED_INT48_SHIFT              48
#define WFR_CCE_INT_BLOCKED_INT48_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT48_SMASK              0x1000000000000ull
#define WFR_CCE_INT_BLOCKED_INT47_SHIFT              47
#define WFR_CCE_INT_BLOCKED_INT47_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT47_SMASK              0x800000000000ull
#define WFR_CCE_INT_BLOCKED_INT46_SHIFT              46
#define WFR_CCE_INT_BLOCKED_INT46_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT46_SMASK              0x400000000000ull
#define WFR_CCE_INT_BLOCKED_INT45_SHIFT              45
#define WFR_CCE_INT_BLOCKED_INT45_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT45_SMASK              0x200000000000ull
#define WFR_CCE_INT_BLOCKED_INT44_SHIFT              44
#define WFR_CCE_INT_BLOCKED_INT44_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT44_SMASK              0x100000000000ull
#define WFR_CCE_INT_BLOCKED_INT43_SHIFT              43
#define WFR_CCE_INT_BLOCKED_INT43_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT43_SMASK              0x80000000000ull
#define WFR_CCE_INT_BLOCKED_INT42_SHIFT              42
#define WFR_CCE_INT_BLOCKED_INT42_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT42_SMASK              0x40000000000ull
#define WFR_CCE_INT_BLOCKED_INT41_SHIFT              41
#define WFR_CCE_INT_BLOCKED_INT41_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT41_SMASK              0x20000000000ull
#define WFR_CCE_INT_BLOCKED_INT40_SHIFT              40
#define WFR_CCE_INT_BLOCKED_INT40_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT40_SMASK              0x10000000000ull
#define WFR_CCE_INT_BLOCKED_INT39_SHIFT              39
#define WFR_CCE_INT_BLOCKED_INT39_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT39_SMASK              0x8000000000ull
#define WFR_CCE_INT_BLOCKED_INT38_SHIFT              38
#define WFR_CCE_INT_BLOCKED_INT38_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT38_SMASK              0x4000000000ull
#define WFR_CCE_INT_BLOCKED_INT37_SHIFT              37
#define WFR_CCE_INT_BLOCKED_INT37_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT37_SMASK              0x2000000000ull
#define WFR_CCE_INT_BLOCKED_INT36_SHIFT              36
#define WFR_CCE_INT_BLOCKED_INT36_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT36_SMASK              0x1000000000ull
#define WFR_CCE_INT_BLOCKED_INT35_SHIFT              35
#define WFR_CCE_INT_BLOCKED_INT35_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT35_SMASK              0x800000000ull
#define WFR_CCE_INT_BLOCKED_INT34_SHIFT              34
#define WFR_CCE_INT_BLOCKED_INT34_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT34_SMASK              0x400000000ull
#define WFR_CCE_INT_BLOCKED_INT33_SHIFT              33
#define WFR_CCE_INT_BLOCKED_INT33_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT33_SMASK              0x200000000ull
#define WFR_CCE_INT_BLOCKED_INT32_SHIFT              32
#define WFR_CCE_INT_BLOCKED_INT32_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT32_SMASK              0x100000000ull
#define WFR_CCE_INT_BLOCKED_INT31_SHIFT              31
#define WFR_CCE_INT_BLOCKED_INT31_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT31_SMASK              0x80000000ull
#define WFR_CCE_INT_BLOCKED_INT30_SHIFT              30
#define WFR_CCE_INT_BLOCKED_INT30_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT30_SMASK              0x40000000ull
#define WFR_CCE_INT_BLOCKED_INT29_SHIFT              29
#define WFR_CCE_INT_BLOCKED_INT29_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT29_SMASK              0x20000000ull
#define WFR_CCE_INT_BLOCKED_INT28_SHIFT              28
#define WFR_CCE_INT_BLOCKED_INT28_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT28_SMASK              0x10000000ull
#define WFR_CCE_INT_BLOCKED_INT27_SHIFT              27
#define WFR_CCE_INT_BLOCKED_INT27_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT27_SMASK              0x8000000ull
#define WFR_CCE_INT_BLOCKED_INT26_SHIFT              26
#define WFR_CCE_INT_BLOCKED_INT26_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT26_SMASK              0x4000000ull
#define WFR_CCE_INT_BLOCKED_INT25_SHIFT              25
#define WFR_CCE_INT_BLOCKED_INT25_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT25_SMASK              0x2000000ull
#define WFR_CCE_INT_BLOCKED_INT24_SHIFT              24
#define WFR_CCE_INT_BLOCKED_INT24_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT24_SMASK              0x1000000ull
#define WFR_CCE_INT_BLOCKED_INT23_SHIFT              23
#define WFR_CCE_INT_BLOCKED_INT23_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT23_SMASK              0x800000ull
#define WFR_CCE_INT_BLOCKED_INT22_SHIFT              22
#define WFR_CCE_INT_BLOCKED_INT22_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT22_SMASK              0x400000ull
#define WFR_CCE_INT_BLOCKED_INT21_SHIFT              21
#define WFR_CCE_INT_BLOCKED_INT21_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT21_SMASK              0x200000ull
#define WFR_CCE_INT_BLOCKED_INT20_SHIFT              20
#define WFR_CCE_INT_BLOCKED_INT20_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT20_SMASK              0x100000ull
#define WFR_CCE_INT_BLOCKED_INT19_SHIFT              19
#define WFR_CCE_INT_BLOCKED_INT19_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT19_SMASK              0x80000ull
#define WFR_CCE_INT_BLOCKED_INT18_SHIFT              18
#define WFR_CCE_INT_BLOCKED_INT18_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT18_SMASK              0x40000ull
#define WFR_CCE_INT_BLOCKED_INT17_SHIFT              17
#define WFR_CCE_INT_BLOCKED_INT17_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT17_SMASK              0x20000ull
#define WFR_CCE_INT_BLOCKED_INT16_SHIFT              16
#define WFR_CCE_INT_BLOCKED_INT16_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT16_SMASK              0x10000ull
#define WFR_CCE_INT_BLOCKED_INT15_SHIFT              15
#define WFR_CCE_INT_BLOCKED_INT15_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT15_SMASK              0x8000ull
#define WFR_CCE_INT_BLOCKED_INT14_SHIFT              14
#define WFR_CCE_INT_BLOCKED_INT14_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT14_SMASK              0x4000ull
#define WFR_CCE_INT_BLOCKED_INT13_SHIFT              13
#define WFR_CCE_INT_BLOCKED_INT13_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT13_SMASK              0x2000ull
#define WFR_CCE_INT_BLOCKED_INT12_SHIFT              12
#define WFR_CCE_INT_BLOCKED_INT12_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT12_SMASK              0x1000ull
#define WFR_CCE_INT_BLOCKED_INT11_SHIFT              11
#define WFR_CCE_INT_BLOCKED_INT11_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT11_SMASK              0x800ull
#define WFR_CCE_INT_BLOCKED_INT10_SHIFT              10
#define WFR_CCE_INT_BLOCKED_INT10_MASK               0x1ull
#define WFR_CCE_INT_BLOCKED_INT10_SMASK              0x400ull
#define WFR_CCE_INT_BLOCKED_INT9_SHIFT               9
#define WFR_CCE_INT_BLOCKED_INT9_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT9_SMASK               0x200ull
#define WFR_CCE_INT_BLOCKED_INT8_SHIFT               8
#define WFR_CCE_INT_BLOCKED_INT8_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT8_SMASK               0x100ull
#define WFR_CCE_INT_BLOCKED_INT7_SHIFT               7
#define WFR_CCE_INT_BLOCKED_INT7_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT7_SMASK               0x80ull
#define WFR_CCE_INT_BLOCKED_INT6_SHIFT               6
#define WFR_CCE_INT_BLOCKED_INT6_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT6_SMASK               0x40ull
#define WFR_CCE_INT_BLOCKED_INT5_SHIFT               5
#define WFR_CCE_INT_BLOCKED_INT5_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT5_SMASK               0x20ull
#define WFR_CCE_INT_BLOCKED_INT4_SHIFT               4
#define WFR_CCE_INT_BLOCKED_INT4_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT4_SMASK               0x10ull
#define WFR_CCE_INT_BLOCKED_INT3_SHIFT               3
#define WFR_CCE_INT_BLOCKED_INT3_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT3_SMASK               0x8ull
#define WFR_CCE_INT_BLOCKED_INT2_SHIFT               2
#define WFR_CCE_INT_BLOCKED_INT2_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT2_SMASK               0x4ull
#define WFR_CCE_INT_BLOCKED_INT1_SHIFT               1
#define WFR_CCE_INT_BLOCKED_INT1_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT1_SMASK               0x2ull
#define WFR_CCE_INT_BLOCKED_INT0_SHIFT               0
#define WFR_CCE_INT_BLOCKED_INT0_MASK                0x1ull
#define WFR_CCE_INT_BLOCKED_INT0_SMASK               0x1ull
/*
* Table #22 of 230_CCE_Registers.xml - CceMsixTableLower
* The MSI-X table contains two consecutive CSRs per MSI-X vector. The lower CSR 
* is specified in the CceMsixTableLower array, and the upper CSR in the 
* CceMsixTableUpper array. These two arrays are strided by 16 bytes and 
* interleaved with each other. This approach is necessary since the composition 
* of the lower and upper entries are different. The values are programmed by 
* host software to define specify how to deliver interrupts mapped to this MSI-X 
* vector.
*/
#define WFR_CCE_MSIX_TABLE_LOWER                     (WFR_CCE + 0x000000100000)
#define WFR_CCE_MSIX_TABLE_LOWER_RESETCSR            0x0000000000000000ull
#define WFR_CCE_MSIX_TABLE_LOWER_ADDRESS_SHIFT       0
#define WFR_CCE_MSIX_TABLE_LOWER_ADDRESS_MASK        0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_MSIX_TABLE_LOWER_ADDRESS_SMASK       0xFFFFFFFFFFFFFFFFull
/*
* Table #23 of 230_CCE_Registers.xml - CceMsixTableUpper
* The MSI-X table contains two consecutive CSRs per MSI-X vector. The lower CSR 
* is specified in the CceMsixTableLower array, and the upper CSR in the 
* CceMsixTableUpper array. These two arrays are strided by 16 bytes and 
* interleaved with each other. This approach is necessary since the composition 
* of the lower and upper entries are different. The values are programmed by 
* host software to define specify how to deliver interrupts mapped to this MSI-X 
* vector.
*/
#define WFR_CCE_MSIX_TABLE_UPPER                     (WFR_CCE + 0x000000100008)
#define WFR_CCE_MSIX_TABLE_UPPER_RESETCSR            0x0000000100000000ull
#define WFR_CCE_MSIX_TABLE_UPPER_VECTOR_MASK_SHIFT   32
#define WFR_CCE_MSIX_TABLE_UPPER_VECTOR_MASK_MASK    0x1ull
#define WFR_CCE_MSIX_TABLE_UPPER_VECTOR_MASK_SMASK   0x100000000ull
#define WFR_CCE_MSIX_TABLE_UPPER_DATA_SHIFT          0
#define WFR_CCE_MSIX_TABLE_UPPER_DATA_MASK           0xFFFFFFFFull
#define WFR_CCE_MSIX_TABLE_UPPER_DATA_SMASK          0xFFFFFFFFull
/*
* Table #24 of 230_CCE_Registers.xml - CceMsixPba
* The Pending Bit Array (PBA) contains 1 bit for each MSI-X vector. This is a 
* total of 256 bits which requires 4 CSRs:
*/
#define WFR_CCE_MSIX_PBA                             (WFR_CCE + 0x000000110000)
#define WFR_CCE_MSIX_PBA_RESETCSR                    0x0000000000000000ull
#define WFR_CCE_MSIX_PBA_INT63_SHIFT                 63
#define WFR_CCE_MSIX_PBA_INT63_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT63_SMASK                 0x8000000000000000ull
#define WFR_CCE_MSIX_PBA_INT62_SHIFT                 62
#define WFR_CCE_MSIX_PBA_INT62_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT62_SMASK                 0x4000000000000000ull
#define WFR_CCE_MSIX_PBA_INT61_SHIFT                 61
#define WFR_CCE_MSIX_PBA_INT61_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT61_SMASK                 0x2000000000000000ull
#define WFR_CCE_MSIX_PBA_INT60_SHIFT                 60
#define WFR_CCE_MSIX_PBA_INT60_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT60_SMASK                 0x1000000000000000ull
#define WFR_CCE_MSIX_PBA_INT59_SHIFT                 59
#define WFR_CCE_MSIX_PBA_INT59_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT59_SMASK                 0x800000000000000ull
#define WFR_CCE_MSIX_PBA_INT58_SHIFT                 58
#define WFR_CCE_MSIX_PBA_INT58_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT58_SMASK                 0x400000000000000ull
#define WFR_CCE_MSIX_PBA_INT57_SHIFT                 57
#define WFR_CCE_MSIX_PBA_INT57_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT57_SMASK                 0x200000000000000ull
#define WFR_CCE_MSIX_PBA_INT56_SHIFT                 56
#define WFR_CCE_MSIX_PBA_INT56_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT56_SMASK                 0x100000000000000ull
#define WFR_CCE_MSIX_PBA_INT55_SHIFT                 55
#define WFR_CCE_MSIX_PBA_INT55_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT55_SMASK                 0x80000000000000ull
#define WFR_CCE_MSIX_PBA_INT54_SHIFT                 54
#define WFR_CCE_MSIX_PBA_INT54_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT54_SMASK                 0x40000000000000ull
#define WFR_CCE_MSIX_PBA_INT53_SHIFT                 53
#define WFR_CCE_MSIX_PBA_INT53_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT53_SMASK                 0x20000000000000ull
#define WFR_CCE_MSIX_PBA_INT52_SHIFT                 52
#define WFR_CCE_MSIX_PBA_INT52_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT52_SMASK                 0x10000000000000ull
#define WFR_CCE_MSIX_PBA_INT51_SHIFT                 51
#define WFR_CCE_MSIX_PBA_INT51_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT51_SMASK                 0x8000000000000ull
#define WFR_CCE_MSIX_PBA_INT50_SHIFT                 50
#define WFR_CCE_MSIX_PBA_INT50_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT50_SMASK                 0x4000000000000ull
#define WFR_CCE_MSIX_PBA_INT49_SHIFT                 49
#define WFR_CCE_MSIX_PBA_INT49_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT49_SMASK                 0x2000000000000ull
#define WFR_CCE_MSIX_PBA_INT48_SHIFT                 48
#define WFR_CCE_MSIX_PBA_INT48_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT48_SMASK                 0x1000000000000ull
#define WFR_CCE_MSIX_PBA_INT47_SHIFT                 47
#define WFR_CCE_MSIX_PBA_INT47_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT47_SMASK                 0x800000000000ull
#define WFR_CCE_MSIX_PBA_INT46_SHIFT                 46
#define WFR_CCE_MSIX_PBA_INT46_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT46_SMASK                 0x400000000000ull
#define WFR_CCE_MSIX_PBA_INT45_SHIFT                 45
#define WFR_CCE_MSIX_PBA_INT45_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT45_SMASK                 0x200000000000ull
#define WFR_CCE_MSIX_PBA_INT44_SHIFT                 44
#define WFR_CCE_MSIX_PBA_INT44_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT44_SMASK                 0x100000000000ull
#define WFR_CCE_MSIX_PBA_INT43_SHIFT                 43
#define WFR_CCE_MSIX_PBA_INT43_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT43_SMASK                 0x80000000000ull
#define WFR_CCE_MSIX_PBA_INT42_SHIFT                 42
#define WFR_CCE_MSIX_PBA_INT42_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT42_SMASK                 0x40000000000ull
#define WFR_CCE_MSIX_PBA_INT41_SHIFT                 41
#define WFR_CCE_MSIX_PBA_INT41_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT41_SMASK                 0x20000000000ull
#define WFR_CCE_MSIX_PBA_INT40_SHIFT                 40
#define WFR_CCE_MSIX_PBA_INT40_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT40_SMASK                 0x10000000000ull
#define WFR_CCE_MSIX_PBA_INT39_SHIFT                 39
#define WFR_CCE_MSIX_PBA_INT39_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT39_SMASK                 0x8000000000ull
#define WFR_CCE_MSIX_PBA_INT38_SHIFT                 38
#define WFR_CCE_MSIX_PBA_INT38_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT38_SMASK                 0x4000000000ull
#define WFR_CCE_MSIX_PBA_INT37_SHIFT                 37
#define WFR_CCE_MSIX_PBA_INT37_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT37_SMASK                 0x2000000000ull
#define WFR_CCE_MSIX_PBA_INT36_SHIFT                 36
#define WFR_CCE_MSIX_PBA_INT36_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT36_SMASK                 0x1000000000ull
#define WFR_CCE_MSIX_PBA_INT35_SHIFT                 35
#define WFR_CCE_MSIX_PBA_INT35_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT35_SMASK                 0x800000000ull
#define WFR_CCE_MSIX_PBA_INT34_SHIFT                 34
#define WFR_CCE_MSIX_PBA_INT34_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT34_SMASK                 0x400000000ull
#define WFR_CCE_MSIX_PBA_INT33_SHIFT                 33
#define WFR_CCE_MSIX_PBA_INT33_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT33_SMASK                 0x200000000ull
#define WFR_CCE_MSIX_PBA_INT32_SHIFT                 32
#define WFR_CCE_MSIX_PBA_INT32_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT32_SMASK                 0x100000000ull
#define WFR_CCE_MSIX_PBA_INT31_SHIFT                 31
#define WFR_CCE_MSIX_PBA_INT31_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT31_SMASK                 0x80000000ull
#define WFR_CCE_MSIX_PBA_INT30_SHIFT                 30
#define WFR_CCE_MSIX_PBA_INT30_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT30_SMASK                 0x40000000ull
#define WFR_CCE_MSIX_PBA_INT29_SHIFT                 29
#define WFR_CCE_MSIX_PBA_INT29_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT29_SMASK                 0x20000000ull
#define WFR_CCE_MSIX_PBA_INT28_SHIFT                 28
#define WFR_CCE_MSIX_PBA_INT28_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT28_SMASK                 0x10000000ull
#define WFR_CCE_MSIX_PBA_INT27_SHIFT                 27
#define WFR_CCE_MSIX_PBA_INT27_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT27_SMASK                 0x8000000ull
#define WFR_CCE_MSIX_PBA_INT26_SHIFT                 26
#define WFR_CCE_MSIX_PBA_INT26_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT26_SMASK                 0x4000000ull
#define WFR_CCE_MSIX_PBA_INT25_SHIFT                 25
#define WFR_CCE_MSIX_PBA_INT25_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT25_SMASK                 0x2000000ull
#define WFR_CCE_MSIX_PBA_INT24_SHIFT                 24
#define WFR_CCE_MSIX_PBA_INT24_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT24_SMASK                 0x1000000ull
#define WFR_CCE_MSIX_PBA_INT23_SHIFT                 23
#define WFR_CCE_MSIX_PBA_INT23_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT23_SMASK                 0x800000ull
#define WFR_CCE_MSIX_PBA_INT22_SHIFT                 22
#define WFR_CCE_MSIX_PBA_INT22_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT22_SMASK                 0x400000ull
#define WFR_CCE_MSIX_PBA_INT21_SHIFT                 21
#define WFR_CCE_MSIX_PBA_INT21_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT21_SMASK                 0x200000ull
#define WFR_CCE_MSIX_PBA_INT20_SHIFT                 20
#define WFR_CCE_MSIX_PBA_INT20_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT20_SMASK                 0x100000ull
#define WFR_CCE_MSIX_PBA_INT19_SHIFT                 19
#define WFR_CCE_MSIX_PBA_INT19_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT19_SMASK                 0x80000ull
#define WFR_CCE_MSIX_PBA_INT18_SHIFT                 18
#define WFR_CCE_MSIX_PBA_INT18_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT18_SMASK                 0x40000ull
#define WFR_CCE_MSIX_PBA_INT17_SHIFT                 17
#define WFR_CCE_MSIX_PBA_INT17_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT17_SMASK                 0x20000ull
#define WFR_CCE_MSIX_PBA_INT16_SHIFT                 16
#define WFR_CCE_MSIX_PBA_INT16_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT16_SMASK                 0x10000ull
#define WFR_CCE_MSIX_PBA_INT15_SHIFT                 15
#define WFR_CCE_MSIX_PBA_INT15_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT15_SMASK                 0x8000ull
#define WFR_CCE_MSIX_PBA_INT14_SHIFT                 14
#define WFR_CCE_MSIX_PBA_INT14_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT14_SMASK                 0x4000ull
#define WFR_CCE_MSIX_PBA_INT13_SHIFT                 13
#define WFR_CCE_MSIX_PBA_INT13_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT13_SMASK                 0x2000ull
#define WFR_CCE_MSIX_PBA_INT12_SHIFT                 12
#define WFR_CCE_MSIX_PBA_INT12_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT12_SMASK                 0x1000ull
#define WFR_CCE_MSIX_PBA_INT11_SHIFT                 11
#define WFR_CCE_MSIX_PBA_INT11_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT11_SMASK                 0x800ull
#define WFR_CCE_MSIX_PBA_INT10_SHIFT                 10
#define WFR_CCE_MSIX_PBA_INT10_MASK                  0x1ull
#define WFR_CCE_MSIX_PBA_INT10_SMASK                 0x400ull
#define WFR_CCE_MSIX_PBA_INT9_SHIFT                  9
#define WFR_CCE_MSIX_PBA_INT9_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT9_SMASK                  0x200ull
#define WFR_CCE_MSIX_PBA_INT8_SHIFT                  8
#define WFR_CCE_MSIX_PBA_INT8_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT8_SMASK                  0x100ull
#define WFR_CCE_MSIX_PBA_INT7_SHIFT                  7
#define WFR_CCE_MSIX_PBA_INT7_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT7_SMASK                  0x80ull
#define WFR_CCE_MSIX_PBA_INT6_SHIFT                  6
#define WFR_CCE_MSIX_PBA_INT6_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT6_SMASK                  0x40ull
#define WFR_CCE_MSIX_PBA_INT5_SHIFT                  5
#define WFR_CCE_MSIX_PBA_INT5_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT5_SMASK                  0x20ull
#define WFR_CCE_MSIX_PBA_INT4_SHIFT                  4
#define WFR_CCE_MSIX_PBA_INT4_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT4_SMASK                  0x10ull
#define WFR_CCE_MSIX_PBA_INT3_SHIFT                  3
#define WFR_CCE_MSIX_PBA_INT3_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT3_SMASK                  0x8ull
#define WFR_CCE_MSIX_PBA_INT2_SHIFT                  2
#define WFR_CCE_MSIX_PBA_INT2_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT2_SMASK                  0x4ull
#define WFR_CCE_MSIX_PBA_INT1_SHIFT                  1
#define WFR_CCE_MSIX_PBA_INT1_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT1_SMASK                  0x2ull
#define WFR_CCE_MSIX_PBA_INT0_SHIFT                  0
#define WFR_CCE_MSIX_PBA_INT0_MASK                   0x1ull
#define WFR_CCE_MSIX_PBA_INT0_SMASK                  0x1ull
/*
* Table #25 of 230_CCE_Registers.xml - CceMsixIntGranted
* The Interrupt Granted Array contains 1 bit for each MSI-X vector. This is a 
* total of 256 bits which requires 4 CSRs:
*/
#define WFR_CCE_MSIX_INT_GRANTED                     (WFR_CCE + 0x000000110200)
#define WFR_CCE_MSIX_INT_GRANTED_RESETCSR            0x0000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT63_SHIFT         63
#define WFR_CCE_MSIX_INT_GRANTED_INT63_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT63_SMASK         0x8000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT62_SHIFT         62
#define WFR_CCE_MSIX_INT_GRANTED_INT62_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT62_SMASK         0x4000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT61_SHIFT         61
#define WFR_CCE_MSIX_INT_GRANTED_INT61_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT61_SMASK         0x2000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT60_SHIFT         60
#define WFR_CCE_MSIX_INT_GRANTED_INT60_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT60_SMASK         0x1000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT59_SHIFT         59
#define WFR_CCE_MSIX_INT_GRANTED_INT59_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT59_SMASK         0x800000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT58_SHIFT         58
#define WFR_CCE_MSIX_INT_GRANTED_INT58_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT58_SMASK         0x400000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT57_SHIFT         57
#define WFR_CCE_MSIX_INT_GRANTED_INT57_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT57_SMASK         0x200000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT56_SHIFT         56
#define WFR_CCE_MSIX_INT_GRANTED_INT56_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT56_SMASK         0x100000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT55_SHIFT         55
#define WFR_CCE_MSIX_INT_GRANTED_INT55_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT55_SMASK         0x80000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT54_SHIFT         54
#define WFR_CCE_MSIX_INT_GRANTED_INT54_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT54_SMASK         0x40000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT53_SHIFT         53
#define WFR_CCE_MSIX_INT_GRANTED_INT53_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT53_SMASK         0x20000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT52_SHIFT         52
#define WFR_CCE_MSIX_INT_GRANTED_INT52_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT52_SMASK         0x10000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT51_SHIFT         51
#define WFR_CCE_MSIX_INT_GRANTED_INT51_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT51_SMASK         0x8000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT50_SHIFT         50
#define WFR_CCE_MSIX_INT_GRANTED_INT50_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT50_SMASK         0x4000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT49_SHIFT         49
#define WFR_CCE_MSIX_INT_GRANTED_INT49_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT49_SMASK         0x2000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT48_SHIFT         48
#define WFR_CCE_MSIX_INT_GRANTED_INT48_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT48_SMASK         0x1000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT47_SHIFT         47
#define WFR_CCE_MSIX_INT_GRANTED_INT47_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT47_SMASK         0x800000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT46_SHIFT         46
#define WFR_CCE_MSIX_INT_GRANTED_INT46_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT46_SMASK         0x400000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT45_SHIFT         45
#define WFR_CCE_MSIX_INT_GRANTED_INT45_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT45_SMASK         0x200000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT44_SHIFT         44
#define WFR_CCE_MSIX_INT_GRANTED_INT44_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT44_SMASK         0x100000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT43_SHIFT         43
#define WFR_CCE_MSIX_INT_GRANTED_INT43_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT43_SMASK         0x80000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT42_SHIFT         42
#define WFR_CCE_MSIX_INT_GRANTED_INT42_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT42_SMASK         0x40000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT41_SHIFT         41
#define WFR_CCE_MSIX_INT_GRANTED_INT41_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT41_SMASK         0x20000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT40_SHIFT         40
#define WFR_CCE_MSIX_INT_GRANTED_INT40_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT40_SMASK         0x10000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT39_SHIFT         39
#define WFR_CCE_MSIX_INT_GRANTED_INT39_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT39_SMASK         0x8000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT38_SHIFT         38
#define WFR_CCE_MSIX_INT_GRANTED_INT38_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT38_SMASK         0x4000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT37_SHIFT         37
#define WFR_CCE_MSIX_INT_GRANTED_INT37_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT37_SMASK         0x2000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT36_SHIFT         36
#define WFR_CCE_MSIX_INT_GRANTED_INT36_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT36_SMASK         0x1000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT35_SHIFT         35
#define WFR_CCE_MSIX_INT_GRANTED_INT35_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT35_SMASK         0x800000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT34_SHIFT         34
#define WFR_CCE_MSIX_INT_GRANTED_INT34_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT34_SMASK         0x400000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT33_SHIFT         33
#define WFR_CCE_MSIX_INT_GRANTED_INT33_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT33_SMASK         0x200000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT32_SHIFT         32
#define WFR_CCE_MSIX_INT_GRANTED_INT32_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT32_SMASK         0x100000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT31_SHIFT         31
#define WFR_CCE_MSIX_INT_GRANTED_INT31_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT31_SMASK         0x80000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT30_SHIFT         30
#define WFR_CCE_MSIX_INT_GRANTED_INT30_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT30_SMASK         0x40000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT29_SHIFT         29
#define WFR_CCE_MSIX_INT_GRANTED_INT29_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT29_SMASK         0x20000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT28_SHIFT         28
#define WFR_CCE_MSIX_INT_GRANTED_INT28_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT28_SMASK         0x10000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT27_SHIFT         27
#define WFR_CCE_MSIX_INT_GRANTED_INT27_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT27_SMASK         0x8000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT26_SHIFT         26
#define WFR_CCE_MSIX_INT_GRANTED_INT26_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT26_SMASK         0x4000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT25_SHIFT         25
#define WFR_CCE_MSIX_INT_GRANTED_INT25_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT25_SMASK         0x2000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT24_SHIFT         24
#define WFR_CCE_MSIX_INT_GRANTED_INT24_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT24_SMASK         0x1000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT23_SHIFT         23
#define WFR_CCE_MSIX_INT_GRANTED_INT23_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT23_SMASK         0x800000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT22_SHIFT         22
#define WFR_CCE_MSIX_INT_GRANTED_INT22_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT22_SMASK         0x400000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT21_SHIFT         21
#define WFR_CCE_MSIX_INT_GRANTED_INT21_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT21_SMASK         0x200000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT20_SHIFT         20
#define WFR_CCE_MSIX_INT_GRANTED_INT20_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT20_SMASK         0x100000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT19_SHIFT         19
#define WFR_CCE_MSIX_INT_GRANTED_INT19_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT19_SMASK         0x80000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT18_SHIFT         18
#define WFR_CCE_MSIX_INT_GRANTED_INT18_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT18_SMASK         0x40000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT17_SHIFT         17
#define WFR_CCE_MSIX_INT_GRANTED_INT17_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT17_SMASK         0x20000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT16_SHIFT         16
#define WFR_CCE_MSIX_INT_GRANTED_INT16_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT16_SMASK         0x10000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT15_SHIFT         15
#define WFR_CCE_MSIX_INT_GRANTED_INT15_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT15_SMASK         0x8000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT14_SHIFT         14
#define WFR_CCE_MSIX_INT_GRANTED_INT14_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT14_SMASK         0x4000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT13_SHIFT         13
#define WFR_CCE_MSIX_INT_GRANTED_INT13_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT13_SMASK         0x2000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT12_SHIFT         12
#define WFR_CCE_MSIX_INT_GRANTED_INT12_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT12_SMASK         0x1000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT11_SHIFT         11
#define WFR_CCE_MSIX_INT_GRANTED_INT11_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT11_SMASK         0x800ull
#define WFR_CCE_MSIX_INT_GRANTED_INT10_SHIFT         10
#define WFR_CCE_MSIX_INT_GRANTED_INT10_MASK          0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT10_SMASK         0x400ull
#define WFR_CCE_MSIX_INT_GRANTED_INT9_SHIFT          9
#define WFR_CCE_MSIX_INT_GRANTED_INT9_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT9_SMASK          0x200ull
#define WFR_CCE_MSIX_INT_GRANTED_INT8_SHIFT          8
#define WFR_CCE_MSIX_INT_GRANTED_INT8_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT8_SMASK          0x100ull
#define WFR_CCE_MSIX_INT_GRANTED_INT7_SHIFT          7
#define WFR_CCE_MSIX_INT_GRANTED_INT7_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT7_SMASK          0x80ull
#define WFR_CCE_MSIX_INT_GRANTED_INT6_SHIFT          6
#define WFR_CCE_MSIX_INT_GRANTED_INT6_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT6_SMASK          0x40ull
#define WFR_CCE_MSIX_INT_GRANTED_INT5_SHIFT          5
#define WFR_CCE_MSIX_INT_GRANTED_INT5_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT5_SMASK          0x20ull
#define WFR_CCE_MSIX_INT_GRANTED_INT4_SHIFT          4
#define WFR_CCE_MSIX_INT_GRANTED_INT4_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT4_SMASK          0x10ull
#define WFR_CCE_MSIX_INT_GRANTED_INT3_SHIFT          3
#define WFR_CCE_MSIX_INT_GRANTED_INT3_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT3_SMASK          0x8ull
#define WFR_CCE_MSIX_INT_GRANTED_INT2_SHIFT          2
#define WFR_CCE_MSIX_INT_GRANTED_INT2_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT2_SMASK          0x4ull
#define WFR_CCE_MSIX_INT_GRANTED_INT1_SHIFT          1
#define WFR_CCE_MSIX_INT_GRANTED_INT1_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT1_SMASK          0x2ull
#define WFR_CCE_MSIX_INT_GRANTED_INT0_SHIFT          0
#define WFR_CCE_MSIX_INT_GRANTED_INT0_MASK           0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT0_SMASK          0x1ull
/*
* Table #26 of 230_CCE_Registers.xml - CceMsixVecClrWithoutInt
* The Vector Cleared Without Interrupt Cleared Array contains 1 bit for each 
* MSI-X vector. This is a total of 256 bits which requires 4 CSRs:
*/
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT             (WFR_CCE + 0x000000110400)
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_RESETCSR    0x0000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT63_SHIFT 63
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT63_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT63_SMASK 0x8000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT62_SHIFT 62
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT62_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT62_SMASK 0x4000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT61_SHIFT 61
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT61_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT61_SMASK 0x2000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT60_SHIFT 60
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT60_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT60_SMASK 0x1000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT59_SHIFT 59
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT59_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT59_SMASK 0x800000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT58_SHIFT 58
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT58_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT58_SMASK 0x400000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT57_SHIFT 57
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT57_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT57_SMASK 0x200000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT56_SHIFT 56
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT56_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT56_SMASK 0x100000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT55_SHIFT 55
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT55_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT55_SMASK 0x80000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT54_SHIFT 54
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT54_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT54_SMASK 0x40000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT53_SHIFT 53
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT53_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT53_SMASK 0x20000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT52_SHIFT 52
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT52_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT52_SMASK 0x10000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT51_SHIFT 51
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT51_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT51_SMASK 0x8000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT50_SHIFT 50
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT50_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT50_SMASK 0x4000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT49_SHIFT 49
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT49_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT49_SMASK 0x2000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT48_SHIFT 48
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT48_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT48_SMASK 0x1000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT47_SHIFT 47
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT47_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT47_SMASK 0x800000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT46_SHIFT 46
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT46_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT46_SMASK 0x400000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT45_SHIFT 45
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT45_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT45_SMASK 0x200000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT44_SHIFT 44
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT44_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT44_SMASK 0x100000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT43_SHIFT 43
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT43_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT43_SMASK 0x80000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT42_SHIFT 42
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT42_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT42_SMASK 0x40000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT41_SHIFT 41
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT41_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT41_SMASK 0x20000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT40_SHIFT 40
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT40_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT40_SMASK 0x10000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT39_SHIFT 39
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT39_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT39_SMASK 0x8000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT38_SHIFT 38
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT38_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT38_SMASK 0x4000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT37_SHIFT 37
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT37_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT37_SMASK 0x2000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT36_SHIFT 36
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT36_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT36_SMASK 0x1000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT35_SHIFT 35
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT35_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT35_SMASK 0x800000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT34_SHIFT 34
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT34_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT34_SMASK 0x400000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT33_SHIFT 33
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT33_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT33_SMASK 0x200000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT32_SHIFT 32
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT32_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT32_SMASK 0x100000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT31_SHIFT 31
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT31_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT31_SMASK 0x80000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT30_SHIFT 30
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT30_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT30_SMASK 0x40000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT29_SHIFT 29
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT29_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT29_SMASK 0x20000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT28_SHIFT 28
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT28_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT28_SMASK 0x10000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT27_SHIFT 27
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT27_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT27_SMASK 0x8000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT26_SHIFT 26
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT26_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT26_SMASK 0x4000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT25_SHIFT 25
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT25_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT25_SMASK 0x2000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT24_SHIFT 24
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT24_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT24_SMASK 0x1000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT23_SHIFT 23
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT23_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT23_SMASK 0x800000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT22_SHIFT 22
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT22_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT22_SMASK 0x400000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT21_SHIFT 21
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT21_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT21_SMASK 0x200000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT20_SHIFT 20
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT20_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT20_SMASK 0x100000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT19_SHIFT 19
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT19_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT19_SMASK 0x80000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT18_SHIFT 18
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT18_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT18_SMASK 0x40000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT17_SHIFT 17
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT17_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT17_SMASK 0x20000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT16_SHIFT 16
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT16_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT16_SMASK 0x10000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT15_SHIFT 15
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT15_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT15_SMASK 0x8000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT14_SHIFT 14
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT14_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT14_SMASK 0x4000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT13_SHIFT 13
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT13_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT13_SMASK 0x2000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT12_SHIFT 12
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT12_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT12_SMASK 0x1000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT11_SHIFT 11
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT11_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT11_SMASK 0x800ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT10_SHIFT 10
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT10_MASK  0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT10_SMASK 0x400ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT9_SHIFT  9
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT9_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT9_SMASK  0x200ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT8_SHIFT  8
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT8_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT8_SMASK  0x100ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT7_SHIFT  7
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT7_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT7_SMASK  0x80ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT6_SHIFT  6
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT6_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT6_SMASK  0x40ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT5_SHIFT  5
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT5_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT5_SMASK  0x20ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT4_SHIFT  4
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT4_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT4_SMASK  0x10ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT3_SHIFT  3
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT3_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT3_SMASK  0x8ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT2_SHIFT  2
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT2_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT2_SMASK  0x4ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT1_SHIFT  1
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT1_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT1_SMASK  0x2ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT0_SHIFT  0
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT0_MASK   0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT0_SMASK  0x1ull
/*
* Table #27 of 230_CCE_Registers.xml - CceIntMap
* This CSR array defines the mapping from interrupt numbers to MSI-X interrupt 
* vectors. Vector i of interrupt map register j corresponds to interrupt number 
* 8j + i.
*/
#define WFR_CCE_INT_MAP                              (WFR_CCE + 0x000000110500)
#define WFR_CCE_INT_MAP_RESETCSR                     0x0000000000000000ull
#define WFR_CCE_INT_MAP_VECTOR7_SHIFT                56
#define WFR_CCE_INT_MAP_VECTOR7_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR7_SMASK                0xFF00000000000000ull
#define WFR_CCE_INT_MAP_VECTOR6_SHIFT                48
#define WFR_CCE_INT_MAP_VECTOR6_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR6_SMASK                0xFF000000000000ull
#define WFR_CCE_INT_MAP_VECTOR5_SHIFT                40
#define WFR_CCE_INT_MAP_VECTOR5_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR5_SMASK                0xFF0000000000ull
#define WFR_CCE_INT_MAP_VECTOR4_SHIFT                32
#define WFR_CCE_INT_MAP_VECTOR4_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR4_SMASK                0xFF00000000ull
#define WFR_CCE_INT_MAP_VECTOR3_SHIFT                24
#define WFR_CCE_INT_MAP_VECTOR3_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR3_SMASK                0xFF000000ull
#define WFR_CCE_INT_MAP_VECTOR2_SHIFT                16
#define WFR_CCE_INT_MAP_VECTOR2_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR2_SMASK                0xFF0000ull
#define WFR_CCE_INT_MAP_VECTOR1_SHIFT                8
#define WFR_CCE_INT_MAP_VECTOR1_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR1_SMASK                0xFF00ull
#define WFR_CCE_INT_MAP_VECTOR0_SHIFT                0
#define WFR_CCE_INT_MAP_VECTOR0_MASK                 0xFFull
#define WFR_CCE_INT_MAP_VECTOR0_SMASK                0xFFull
