Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.207 sec.
INFO-FLOW: Workspace E:/Vitis/Maxi_hls/object_detect_nnbw/hls opened at Thu May 01 18:22:09 -0400 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.244 sec.
Execute   apply_ini E:/Vitis/Maxi_hls/_maxi.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=E:/Vitis/nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/Vitis/nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(10)
Execute     add_files E:/Vitis/nn.cpp 
INFO: [HLS 200-10] Adding design file 'E:/Vitis/nn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=E:/Vitis/nn.h' from E:/Vitis/Maxi_hls/_maxi.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/Vitis/nn.h' from E:/Vitis/Maxi_hls/_maxi.cfg(11)
Execute     add_files E:/Vitis/nn.h 
INFO: [HLS 200-10] Adding design file 'E:/Vitis/nn.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\b2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\b2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(12)
Execute     add_files C:\Users\vuppalapati2024\Downloads\b2.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/b2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\w2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\w2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(13)
Execute     add_files C:\Users\vuppalapati2024\Downloads\w2.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/w2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\b1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\b1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(14)
Execute     add_files C:\Users\vuppalapati2024\Downloads\b1.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/b1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\w1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\w1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(15)
Execute     add_files C:\Users\vuppalapati2024\Downloads\w1.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/w1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=E:/Vitis/tb_nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/Vitis/tb_nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(8)
Execute     add_files -tb E:/Vitis/tb_nn.cpp 
INFO: [HLS 200-10] Adding test bench file 'E:/Vitis/tb_nn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=object_detect_nnbw' from E:/Vitis/Maxi_hls/_maxi.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=object_detect_nnbw' from E:/Vitis/Maxi_hls/_maxi.cfg(7)
Execute     set_top object_detect_nnbw 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from E:/Vitis/Maxi_hls/_maxi.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/Vitis/Maxi_hls/_maxi.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from E:/Vitis/Maxi_hls/_maxi.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/Vitis/Maxi_hls/_maxi.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.487 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.584 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from E:/Vitis/Maxi_hls/_maxi.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from E:/Vitis/Maxi_hls/_maxi.cfg(9)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from E:/Vitis/Maxi_hls/_maxi.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/Vitis/Maxi_hls/_maxi.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.63 sec.
Execute   apply_ini E:/Vitis/Maxi_hls/object_detect_nnbw/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.41 seconds; current allocated memory: 139.074 MB.
Execute       set_directive_top object_detect_nnbw -name=object_detect_nnbw 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../nn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../nn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang ../nn.cpp -foptimization-record-file=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.cpp.clang.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/clang.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/.systemc_flag -fix-errors E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.038 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/all.directive.json -fix-errors E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.484 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.858 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.clang.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.525 seconds; current allocated memory: 141.879 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc -args  "E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/nn.g.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.347 sec.
Execute       run_link_or_opt -opt -out E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.1.lower.bc -args E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.1.lower.bc > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.328 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.2.m1.bc -args E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.2.m1.bc > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.076 sec.
Execute       run_link_or_opt -opt -out E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.3.fpc.bc -args E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=object_detect_nnbw -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=object_detect_nnbw -reflow-float-conversion -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.3.fpc.bc > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.071 sec.
Execute       run_link_or_opt -out E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.4.m2.bc -args E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.4.m2.bc > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.335 sec.
Execute       run_link_or_opt -opt -out E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.5.gdce.bc -args E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=object_detect_nnbw 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.5.gdce.bc > E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.309 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=object_detect_nnbw -mllvm -hls-db-dir -mllvm E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.5.gdce.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,007 Compile/Link E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,007 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 183 Unroll/Inline (step 1) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 105 Unroll/Inline (step 2) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 104 Unroll/Inline (step 3) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 104 Unroll/Inline (step 4) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 96 Array/Struct (step 1) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 93 Array/Struct (step 2) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 93 Array/Struct (step 3) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 93 Array/Struct (step 4) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 104 Array/Struct (step 5) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 102 Performance (step 1) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 493 Performance (step 2) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 493 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,599 Performance (step 3) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,599 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 565 Performance (step 4) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 571 HW Transforms (step 1) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 571 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 589 HW Transforms (step 2) E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_2> at ../nn.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_3> at ../nn.cpp:54:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at ../nn.cpp:70:5 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_4' is marked as complete unroll implied by the pipeline pragma (../nn.cpp:58:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_4' (../nn.cpp:58:26) in function 'object_detect_nnbw' completely with a factor of 32 (../nn.cpp:14:0)
INFO: [HLS 214-449] Automatically partitioning array 'w2' dimension 2 completely based on constant index. (../w2.h:7:0)
INFO: [HLS 214-421] Automatically partitioning small array 'b2' completely based on array size. (../b2.h:7:0)
INFO: [HLS 214-421] Automatically partitioning small array 'local_output' completely based on array size. (../nn.cpp:26:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b2' due to pipeline pragma (../b2.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w2' due to pipeline pragma (../w2.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'local_output' due to pipeline pragma (../nn.cpp:26:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'hidden' due to pipeline pragma (../nn.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 2. (../w2.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (../b2.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'local_output': Complete partitioning on dimension 1. (../nn.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'hidden': Complete partitioning on dimension 1. (../nn.cpp:28:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 16 in loop 'anonymous'(../nn.cpp:70:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../nn.cpp:70:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 16.698 seconds; current allocated memory: 143.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 143.969 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top object_detect_nnbw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.0.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 149.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.1.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.2.prechk.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 152.016 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.g.1.bc to E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.1.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.175 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.1.tmp.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 174.699 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.2.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_38_1'(../nn.cpp:38:22) and 'VITIS_LOOP_42_2'(../nn.cpp:42:26) in function 'object_detect_nnbw' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (../nn.cpp:38:22) in function 'object_detect_nnbw'.
Execute           auto_get_db
Command         transform done; 0.532 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.3.bc -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.158 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 217.141 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.231 sec.
Command     elaborate done; 32.482 sec.
Execute     ap_eval exec zip -j E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.186 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'object_detect_nnbw' ...
Execute       ap_set_top_model object_detect_nnbw 
Execute       get_model_list object_detect_nnbw -filter all-wo-channel -topdown 
Execute       preproc_iomode -model object_detect_nnbw 
Execute       preproc_iomode -model object_detect_nnbw_Pipeline_4 
Execute       preproc_iomode -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       preproc_iomode -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       preproc_iomode -model object_detect_nnbw_Pipeline_1 
Execute       get_model_list object_detect_nnbw -filter all-wo-channel 
INFO-FLOW: Model list for configure: object_detect_nnbw_Pipeline_1 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 object_detect_nnbw_Pipeline_4 object_detect_nnbw
INFO-FLOW: Configuring Module : object_detect_nnbw_Pipeline_1 ...
Execute       set_default_model object_detect_nnbw_Pipeline_1 
Execute       apply_spec_resource_limit object_detect_nnbw_Pipeline_1 
INFO-FLOW: Configuring Module : object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 ...
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       apply_spec_resource_limit object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
INFO-FLOW: Configuring Module : object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 ...
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       apply_spec_resource_limit object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
INFO-FLOW: Configuring Module : object_detect_nnbw_Pipeline_4 ...
Execute       set_default_model object_detect_nnbw_Pipeline_4 
Execute       apply_spec_resource_limit object_detect_nnbw_Pipeline_4 
INFO-FLOW: Configuring Module : object_detect_nnbw ...
Execute       set_default_model object_detect_nnbw 
Execute       apply_spec_resource_limit object_detect_nnbw 
INFO-FLOW: Model list for preprocess: object_detect_nnbw_Pipeline_1 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 object_detect_nnbw_Pipeline_4 object_detect_nnbw
INFO-FLOW: Preprocessing Module: object_detect_nnbw_Pipeline_1 ...
Execute       set_default_model object_detect_nnbw_Pipeline_1 
Execute       cdfg_preprocess -model object_detect_nnbw_Pipeline_1 
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_1 
INFO-FLOW: Preprocessing Module: object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 ...
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       cdfg_preprocess -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Command       cdfg_preprocess done; 0.127 sec.
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
INFO-FLOW: Preprocessing Module: object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 ...
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       cdfg_preprocess -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
INFO-FLOW: Preprocessing Module: object_detect_nnbw_Pipeline_4 ...
Execute       set_default_model object_detect_nnbw_Pipeline_4 
Execute       cdfg_preprocess -model object_detect_nnbw_Pipeline_4 
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_4 
INFO-FLOW: Preprocessing Module: object_detect_nnbw ...
Execute       set_default_model object_detect_nnbw 
Execute       cdfg_preprocess -model object_detect_nnbw 
Execute       rtl_gen_preprocess object_detect_nnbw 
INFO-FLOW: Model list for synthesis: object_detect_nnbw_Pipeline_1 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 object_detect_nnbw_Pipeline_4 object_detect_nnbw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'object_detect_nnbw_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model object_detect_nnbw_Pipeline_1 
Execute       schedule -model object_detect_nnbw_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 221.852 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling object_detect_nnbw_Pipeline_1.
Execute       set_default_model object_detect_nnbw_Pipeline_1 
Execute       bind -model object_detect_nnbw_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 223.023 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding object_detect_nnbw_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       schedule -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_38_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.164 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.sched.adb -f 
Command       db_write done; 0.135 sec.
INFO-FLOW: Finish scheduling object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       bind -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.bind.adb -f 
Command       db_write done; 0.191 sec.
INFO-FLOW: Finish binding object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'object_detect_nnbw_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       schedule -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.364 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.656 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.sched.adb -f 
INFO-FLOW: Finish scheduling object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.
Execute       set_default_model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       bind -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.bind.adb -f 
INFO-FLOW: Finish binding object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'object_detect_nnbw_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model object_detect_nnbw_Pipeline_4 
Execute       schedule -model object_detect_nnbw_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling object_detect_nnbw_Pipeline_4.
Execute       set_default_model object_detect_nnbw_Pipeline_4 
Execute       bind -model object_detect_nnbw_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding object_detect_nnbw_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'object_detect_nnbw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model object_detect_nnbw 
Execute       schedule -model object_detect_nnbw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.sched.adb -f 
INFO-FLOW: Finish scheduling object_detect_nnbw.
Execute       set_default_model object_detect_nnbw 
Execute       bind -model object_detect_nnbw 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 306.352 MB.
Execute       syn_report -verbosereport -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.bind.adb -f 
INFO-FLOW: Finish binding object_detect_nnbw.
Execute       get_model_list object_detect_nnbw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_1 
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       rtl_gen_preprocess object_detect_nnbw_Pipeline_4 
Execute       rtl_gen_preprocess object_detect_nnbw 
INFO-FLOW: Model list for RTL generation: object_detect_nnbw_Pipeline_1 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 object_detect_nnbw_Pipeline_4 object_detect_nnbw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'object_detect_nnbw_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model object_detect_nnbw_Pipeline_1 -top_prefix object_detect_nnbw_ -sub_prefix object_detect_nnbw_ -mg_file E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'object_detect_nnbw_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_1/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'object_detect_nnbw_Pipeline_1'.
Command       create_rtl_model done; 0.963 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 306.352 MB.
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute       gen_rtl object_detect_nnbw_Pipeline_1 -style xilinx -f -lang vhdl -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/vhdl/object_detect_nnbw_object_detect_nnbw_Pipeline_1 
Execute       gen_rtl object_detect_nnbw_Pipeline_1 -style xilinx -f -lang vlog -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_1 
Execute       syn_report -csynth -model object_detect_nnbw_Pipeline_1 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model object_detect_nnbw_Pipeline_1 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model object_detect_nnbw_Pipeline_1 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model object_detect_nnbw_Pipeline_1 -f -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.adb 
Execute       db_write -model object_detect_nnbw_Pipeline_1 -bindview -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info object_detect_nnbw_Pipeline_1 -p E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -top_prefix object_detect_nnbw_ -sub_prefix object_detect_nnbw_ -mg_file E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_38_1_VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2'.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.476 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 306.352 MB.
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute       gen_rtl object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -style xilinx -f -lang vhdl -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/vhdl/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       gen_rtl object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -style xilinx -f -lang vlog -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
Execute       syn_report -csynth -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -f -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -bindview -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 -p E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'object_detect_nnbw_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -top_prefix object_detect_nnbw_ -sub_prefix object_detect_nnbw_ -mg_file E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'object_detect_nnbw_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_26ns_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26ns_26_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'object_detect_nnbw_Pipeline_VITIS_LOOP_54_3'.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 2.365 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.202 seconds; current allocated memory: 306.352 MB.
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute       gen_rtl object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -style xilinx -f -lang vhdl -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/vhdl/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       gen_rtl object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -style xilinx -f -lang vlog -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
Execute       syn_report -csynth -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -f -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.adb 
Execute       db_write -model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -bindview -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 -p E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'object_detect_nnbw_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model object_detect_nnbw_Pipeline_4 -top_prefix object_detect_nnbw_ -sub_prefix object_detect_nnbw_ -mg_file E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'object_detect_nnbw_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_9_2_16_1_1' is changed to 'sparsemux_9_2_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'object_detect_nnbw_Pipeline_4/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'object_detect_nnbw_Pipeline_4'.
Command       create_rtl_model done; 0.419 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.776 seconds; current allocated memory: 306.352 MB.
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute       gen_rtl object_detect_nnbw_Pipeline_4 -style xilinx -f -lang vhdl -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/vhdl/object_detect_nnbw_object_detect_nnbw_Pipeline_4 
Execute       gen_rtl object_detect_nnbw_Pipeline_4 -style xilinx -f -lang vlog -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_4 
Execute       syn_report -csynth -model object_detect_nnbw_Pipeline_4 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model object_detect_nnbw_Pipeline_4 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_Pipeline_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model object_detect_nnbw_Pipeline_4 -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model object_detect_nnbw_Pipeline_4 -f -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.adb 
Execute       db_write -model object_detect_nnbw_Pipeline_4 -bindview -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info object_detect_nnbw_Pipeline_4 -p E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'object_detect_nnbw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model object_detect_nnbw -top_prefix  -sub_prefix object_detect_nnbw_ -mg_file E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'object_detect_nnbw/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'object_detect_nnbw/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'object_detect_nnbw/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'object_detect_nnbw/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'object_detect_nnbw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r', 'length_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'object_detect_nnbw'.
INFO: [RTMG 210-278] Implementing memory 'object_detect_nnbw_local_input_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.279 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 306.352 MB.
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute       gen_rtl object_detect_nnbw -istop -style xilinx -f -lang vhdl -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/vhdl/object_detect_nnbw 
Execute       gen_rtl object_detect_nnbw -istop -style xilinx -f -lang vlog -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/verilog/object_detect_nnbw 
Execute       syn_report -csynth -model object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/object_detect_nnbw_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model object_detect_nnbw -f -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.adb 
Execute       db_write -model object_detect_nnbw -bindview -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info object_detect_nnbw -p E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw 
Execute       export_constraint_db -f -tool general -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.constraint.tcl 
Execute       syn_report -designview -model object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.design.xml 
Execute       syn_report -csynthDesign -model object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth.rpt -MHOut E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model object_detect_nnbw -o E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.protoinst 
Execute       sc_get_clocks object_detect_nnbw 
Execute       sc_get_portdomain object_detect_nnbw 
INFO-FLOW: Model list for RTL component generation: object_detect_nnbw_Pipeline_1 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 object_detect_nnbw_Pipeline_4 object_detect_nnbw
INFO-FLOW: Handling components in module [object_detect_nnbw_Pipeline_1] ... 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component object_detect_nnbw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2] ... 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.compgen.tcl 
INFO-FLOW: Found component object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.
INFO-FLOW: Append model object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [object_detect_nnbw_Pipeline_VITIS_LOOP_54_3] ... 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.compgen.tcl 
INFO-FLOW: Found component object_detect_nnbw_sparsemux_9_2_16_1_1.
INFO-FLOW: Append model object_detect_nnbw_sparsemux_9_2_16_1_1
INFO-FLOW: Found component object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.
INFO-FLOW: Append model object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1
INFO-FLOW: Found component object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.
INFO-FLOW: Append model object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.
INFO-FLOW: Append model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R
INFO-FLOW: Found component object_detect_nnbw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [object_detect_nnbw_Pipeline_4] ... 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component object_detect_nnbw_sparsemux_9_2_16_1_1_x.
INFO-FLOW: Append model object_detect_nnbw_sparsemux_9_2_16_1_1_x
INFO-FLOW: Found component object_detect_nnbw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [object_detect_nnbw] ... 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.tcl 
INFO-FLOW: Found component object_detect_nnbw_local_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model object_detect_nnbw_local_input_RAM_AUTO_1R1W
INFO-FLOW: Found component object_detect_nnbw_gmem_m_axi.
INFO-FLOW: Append model object_detect_nnbw_gmem_m_axi
INFO-FLOW: Found component object_detect_nnbw_control_s_axi.
INFO-FLOW: Append model object_detect_nnbw_control_s_axi
INFO-FLOW: Append model object_detect_nnbw_Pipeline_1
INFO-FLOW: Append model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2
INFO-FLOW: Append model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3
INFO-FLOW: Append model object_detect_nnbw_Pipeline_4
INFO-FLOW: Append model object_detect_nnbw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: object_detect_nnbw_flow_control_loop_pipe_sequential_init object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1 object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R object_detect_nnbw_flow_control_loop_pipe_sequential_init object_detect_nnbw_sparsemux_9_2_16_1_1 object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1 object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1 object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R object_detect_nnbw_flow_control_loop_pipe_sequential_init object_detect_nnbw_sparsemux_9_2_16_1_1_x object_detect_nnbw_flow_control_loop_pipe_sequential_init object_detect_nnbw_local_input_RAM_AUTO_1R1W object_detect_nnbw_gmem_m_axi object_detect_nnbw_control_s_axi object_detect_nnbw_Pipeline_1 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 object_detect_nnbw_Pipeline_4 object_detect_nnbw
INFO-FLOW: Generating E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model object_detect_nnbw_sparsemux_9_2_16_1_1
INFO-FLOW: To file: write model object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1
INFO-FLOW: To file: write model object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R
INFO-FLOW: To file: write model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model object_detect_nnbw_sparsemux_9_2_16_1_1_x
INFO-FLOW: To file: write model object_detect_nnbw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model object_detect_nnbw_local_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model object_detect_nnbw_gmem_m_axi
INFO-FLOW: To file: write model object_detect_nnbw_control_s_axi
INFO-FLOW: To file: write model object_detect_nnbw_Pipeline_1
INFO-FLOW: To file: write model object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2
INFO-FLOW: To file: write model object_detect_nnbw_Pipeline_VITIS_LOOP_54_3
INFO-FLOW: To file: write model object_detect_nnbw_Pipeline_4
INFO-FLOW: To file: write model object_detect_nnbw
INFO-FLOW: Generating E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/vhdl' dstVlogDir='E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/vlog' tclDir='E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db' modelList='object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_sparsemux_9_2_16_1_1
object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1
object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_sparsemux_9_2_16_1_1_x
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_local_input_RAM_AUTO_1R1W
object_detect_nnbw_gmem_m_axi
object_detect_nnbw_control_s_axi
object_detect_nnbw_Pipeline_1
object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2
object_detect_nnbw_Pipeline_VITIS_LOOP_54_3
object_detect_nnbw_Pipeline_4
object_detect_nnbw
' expOnly='0'
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.compgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.compgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.compgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.compgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.022 seconds; current allocated memory: 306.352 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='object_detect_nnbw_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/Vitis/Maxi_hls/object_detect_nnbw/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_sparsemux_9_2_16_1_1
object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1
object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_sparsemux_9_2_16_1_1_x
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_local_input_RAM_AUTO_1R1W
object_detect_nnbw_gmem_m_axi
object_detect_nnbw_control_s_axi
object_detect_nnbw_Pipeline_1
object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2
object_detect_nnbw_Pipeline_VITIS_LOOP_54_3
object_detect_nnbw_Pipeline_4
object_detect_nnbw
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/top-io-be.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.dataonly.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.dataonly.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.dataonly.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.tbgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.tbgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.tbgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.tbgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.constraint.tcl 
Execute       sc_get_clocks object_detect_nnbw 
Execute       source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST object_detect_nnbw MODULE2INSTS {object_detect_nnbw object_detect_nnbw object_detect_nnbw_Pipeline_1 grp_object_detect_nnbw_Pipeline_1_fu_324 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374 object_detect_nnbw_Pipeline_4 grp_object_detect_nnbw_Pipeline_4_fu_478} INST2MODULE {object_detect_nnbw object_detect_nnbw grp_object_detect_nnbw_Pipeline_1_fu_324 object_detect_nnbw_Pipeline_1 grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333 object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374 object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 grp_object_detect_nnbw_Pipeline_4_fu_478 object_detect_nnbw_Pipeline_4} INSTDATA {object_detect_nnbw {DEPTH 1 CHILDREN {grp_object_detect_nnbw_Pipeline_1_fu_324 grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333 grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374 grp_object_detect_nnbw_Pipeline_4_fu_478}} grp_object_detect_nnbw_Pipeline_1_fu_324 {DEPTH 2 CHILDREN {}} grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333 {DEPTH 2 CHILDREN {}} grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374 {DEPTH 2 CHILDREN {}} grp_object_detect_nnbw_Pipeline_4_fu_478 {DEPTH 2 CHILDREN {}}} MODULEDATA {object_detect_nnbw_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_103_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond18_fu_113_p2 SOURCE {} VARIABLE exitcond18 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_fu_749_p2 SOURCE ../nn.cpp:38 VARIABLE icmp_ln38 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_755_p2 SOURCE ../nn.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_767_p2 SOURCE ../nn.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_fu_773_p2 SOURCE ../nn.cpp:42 VARIABLE icmp_ln42 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_fu_779_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_1_fu_1073_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_1 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_2_fu_1080_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_2 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_3_fu_1087_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_3 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_4_fu_1094_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_4 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_5_fu_1101_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_5 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_6_fu_1108_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_6 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_7_fu_1115_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_7 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_8_fu_1122_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_8 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_9_fu_1129_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_9 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_10_fu_1136_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_10 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_11_fu_1143_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_11 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_12_fu_1150_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_12 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_13_fu_1157_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_13 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_14_fu_1164_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_14 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_15_fu_1171_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_15 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_16_fu_1178_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_16 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_17_fu_1185_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_17 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_18_fu_1192_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_18 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_19_fu_1199_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_19 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_20_fu_1206_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_20 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_21_fu_1213_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_21 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_22_fu_1220_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_22 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_23_fu_1227_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_23 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_24_fu_1234_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_24 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_25_fu_1241_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_25 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_26_fu_1248_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_26 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_27_fu_1255_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_27 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_28_fu_1262_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_28 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_29_fu_1269_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_29 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_30_fu_1276_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_30 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_31_fu_1283_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_31 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_32_fu_1290_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_32 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_33_fu_787_p3 SOURCE ../nn.cpp:38 VARIABLE select_ln38_33 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_856_p2 SOURCE ../nn.cpp:38 VARIABLE first_iter_0 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_845_p2 SOURCE ../nn.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U5 SOURCE ../nn.cpp:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U5 SOURCE ../nn.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_804_p2 SOURCE ../nn.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_1_fu_810_p2 SOURCE ../nn.cpp:42 VARIABLE icmp_ln42_1 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln48_fu_1315_p2 SOURCE ../nn.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME hidden_32_fu_1321_p3 SOURCE ../nn.cpp:48 VARIABLE hidden_32 LOOP VITIS_LOOP_38_1_VITIS_LOOP_42_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w1_U SOURCE {} VARIABLE w1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32768 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME b1_U SOURCE {} VARIABLE b1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 1 BRAM 32 URAM 0}} object_detect_nnbw_Pipeline_VITIS_LOOP_54_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_988_p2 SOURCE ../nn.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_994_p2 SOURCE ../nn.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_16_1_1_U42 SOURCE ../nn.cpp:56 VARIABLE sum LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U43 SOURCE ../nn.cpp:60 VARIABLE mul_ln60 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U43 SOURCE ../nn.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U44 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U44 SOURCE ../nn.cpp:60 VARIABLE add_ln60_1 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U45 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_2 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U45 SOURCE ../nn.cpp:60 VARIABLE add_ln60_2 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U46 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_3 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U46 SOURCE ../nn.cpp:60 VARIABLE add_ln60_3 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U47 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_4 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U47 SOURCE ../nn.cpp:60 VARIABLE add_ln60_4 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U48 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_5 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U48 SOURCE ../nn.cpp:60 VARIABLE add_ln60_5 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_26ns_26_4_1_U49 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_6 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_26ns_26_4_1_U49 SOURCE ../nn.cpp:60 VARIABLE add_ln60_6 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U50 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_7 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U50 SOURCE ../nn.cpp:60 VARIABLE add_ln60_7 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U51 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_8 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U51 SOURCE ../nn.cpp:60 VARIABLE add_ln60_8 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U52 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_9 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U52 SOURCE ../nn.cpp:60 VARIABLE add_ln60_9 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_26ns_26_4_1_U53 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_10 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_26ns_26_4_1_U53 SOURCE ../nn.cpp:60 VARIABLE add_ln60_10 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_26ns_26_4_1_U54 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_11 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_26ns_26_4_1_U54 SOURCE ../nn.cpp:60 VARIABLE add_ln60_11 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U55 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_12 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U55 SOURCE ../nn.cpp:60 VARIABLE add_ln60_12 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U56 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_13 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U56 SOURCE ../nn.cpp:60 VARIABLE add_ln60_13 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U57 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_14 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U57 SOURCE ../nn.cpp:60 VARIABLE add_ln60_14 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U58 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_15 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U58 SOURCE ../nn.cpp:60 VARIABLE add_ln60_15 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U59 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_16 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U59 SOURCE ../nn.cpp:60 VARIABLE add_ln60_16 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U60 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_17 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U60 SOURCE ../nn.cpp:60 VARIABLE add_ln60_17 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U61 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_18 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U61 SOURCE ../nn.cpp:60 VARIABLE add_ln60_18 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U62 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_19 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U62 SOURCE ../nn.cpp:60 VARIABLE add_ln60_19 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U63 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_20 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U63 SOURCE ../nn.cpp:60 VARIABLE add_ln60_20 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U64 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_21 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U64 SOURCE ../nn.cpp:60 VARIABLE add_ln60_21 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U65 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_22 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U65 SOURCE ../nn.cpp:60 VARIABLE add_ln60_22 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_26ns_26_4_1_U66 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_23 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_26ns_26_4_1_U66 SOURCE ../nn.cpp:60 VARIABLE add_ln60_23 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U67 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_24 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U67 SOURCE ../nn.cpp:60 VARIABLE add_ln60_24 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U68 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_25 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U68 SOURCE ../nn.cpp:60 VARIABLE add_ln60_25 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U69 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_26 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U69 SOURCE ../nn.cpp:60 VARIABLE add_ln60_26 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U70 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_27 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U70 SOURCE ../nn.cpp:60 VARIABLE add_ln60_27 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_26ns_26_4_1_U71 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_28 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_26ns_26_4_1_U71 SOURCE ../nn.cpp:60 VARIABLE add_ln60_28 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U72 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_29 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U72 SOURCE ../nn.cpp:60 VARIABLE add_ln60_29 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U73 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_30 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U73 SOURCE ../nn.cpp:60 VARIABLE add_ln60_30 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U74 SOURCE ../nn.cpp:60 VARIABLE mul_ln60_31 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26ns_26_4_1_U74 SOURCE ../nn.cpp:60 VARIABLE add_ln60_31 LOOP VITIS_LOOP_54_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_0_U SOURCE {} VARIABLE w2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_1_U SOURCE {} VARIABLE w2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_2_U SOURCE {} VARIABLE w2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_3_U SOURCE {} VARIABLE w2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_4_U SOURCE {} VARIABLE w2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_5_U SOURCE {} VARIABLE w2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_6_U SOURCE {} VARIABLE w2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_7_U SOURCE {} VARIABLE w2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_8_U SOURCE {} VARIABLE w2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_9_U SOURCE {} VARIABLE w2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_10_U SOURCE {} VARIABLE w2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_11_U SOURCE {} VARIABLE w2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_12_U SOURCE {} VARIABLE w2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_13_U SOURCE {} VARIABLE w2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_14_U SOURCE {} VARIABLE w2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_15_U SOURCE {} VARIABLE w2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_16_U SOURCE {} VARIABLE w2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_17_U SOURCE {} VARIABLE w2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_18_U SOURCE {} VARIABLE w2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_19_U SOURCE {} VARIABLE w2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_20_U SOURCE {} VARIABLE w2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_21_U SOURCE {} VARIABLE w2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_22_U SOURCE {} VARIABLE w2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_23_U SOURCE {} VARIABLE w2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_24_U SOURCE {} VARIABLE w2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_25_U SOURCE {} VARIABLE w2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_26_U SOURCE {} VARIABLE w2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_27_U SOURCE {} VARIABLE w2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_28_U SOURCE {} VARIABLE w2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_29_U SOURCE {} VARIABLE w2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_30_U SOURCE {} VARIABLE w2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w2_31_U SOURCE {} VARIABLE w2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 32 BRAM 0 URAM 0}} object_detect_nnbw_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond2_fu_118_p2 SOURCE {} VARIABLE exitcond2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_124_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_16_1_1_x_U146 SOURCE {} VARIABLE tmp LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} object_detect_nnbw {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_U SOURCE ../nn.cpp:24 VARIABLE local_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_489_p2 SOURCE ../nn.cpp:34 VARIABLE icmp_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 33 BRAM 36 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.57 seconds; current allocated memory: 306.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for object_detect_nnbw.
INFO: [VLOG 209-307] Generating Verilog RTL for object_detect_nnbw.
Execute       syn_report -model object_detect_nnbw -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 16.047 sec.
Command   csynth_design done; 48.887 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.105 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.2 sec.
INFO-FLOW: Workspace E:/Vitis/Maxi_hls/object_detect_nnbw/hls opened at Thu May 01 18:23:15 -0400 2025
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.577 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.675 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.929 sec.
Execute   apply_ini E:/Vitis/Maxi_hls/_maxi.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=E:/Vitis/nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/Vitis/nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(10)
Execute     add_files E:/Vitis/nn.cpp 
INFO: [HLS 200-10] Adding design file 'E:/Vitis/nn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=E:/Vitis/nn.h' from E:/Vitis/Maxi_hls/_maxi.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/Vitis/nn.h' from E:/Vitis/Maxi_hls/_maxi.cfg(11)
Execute     add_files E:/Vitis/nn.h 
INFO: [HLS 200-10] Adding design file 'E:/Vitis/nn.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\b2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\b2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(12)
Execute     add_files C:\Users\vuppalapati2024\Downloads\b2.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/b2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\w2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\w2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(13)
Execute     add_files C:\Users\vuppalapati2024\Downloads\w2.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/w2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\b1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\b1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(14)
Execute     add_files C:\Users\vuppalapati2024\Downloads\b1.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/b1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\vuppalapati2024\Downloads\w1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\vuppalapati2024\Downloads\w1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(15)
Execute     add_files C:\Users\vuppalapati2024\Downloads\w1.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/w1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=E:/Vitis/tb_nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/Vitis/tb_nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(8)
Execute     add_files -tb E:/Vitis/tb_nn.cpp 
INFO: [HLS 200-10] Adding test bench file 'E:/Vitis/tb_nn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=object_detect_nnbw' from E:/Vitis/Maxi_hls/_maxi.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=object_detect_nnbw' from E:/Vitis/Maxi_hls/_maxi.cfg(7)
Execute     set_top object_detect_nnbw 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from E:/Vitis/Maxi_hls/_maxi.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/Vitis/Maxi_hls/_maxi.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from E:/Vitis/Maxi_hls/_maxi.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/Vitis/Maxi_hls/_maxi.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.146 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.234 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from E:/Vitis/Maxi_hls/_maxi.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from E:/Vitis/Maxi_hls/_maxi.cfg(9)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from E:/Vitis/Maxi_hls/_maxi.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/Vitis/Maxi_hls/_maxi.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.282 sec.
Execute   apply_ini E:/Vitis/Maxi_hls/object_detect_nnbw/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.101 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=object_detect_nnbw xml_exists=0
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to object_detect_nnbw
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=51 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_sparsemux_9_2_16_1_1
object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1
object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R
object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_sparsemux_9_2_16_1_1_x
object_detect_nnbw_flow_control_loop_pipe_sequential_init
object_detect_nnbw_local_input_RAM_AUTO_1R1W
object_detect_nnbw_gmem_m_axi
object_detect_nnbw_control_s_axi
object_detect_nnbw_Pipeline_1
object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2
object_detect_nnbw_Pipeline_VITIS_LOOP_54_3
object_detect_nnbw_Pipeline_4
object_detect_nnbw
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/top-io-be.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.dataonly.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.dataonly.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.rtl_wrap.cfg.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.compgen.dataonly.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_1.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw_Pipeline_4.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.constraint.tcl 
Execute     sc_get_clocks object_detect_nnbw 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.constraint.tcl 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/object_detect_nnbw.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vitis/Maxi_hls/object_detect_nnbw/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec E:/Vitis/Maxi_hls/object_detect_nnbw/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success E:/Vitis/Maxi_hls/object_detect_nnbw/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s object_detect_nnbw/object_detect_nnbw.zip 
INFO: [HLS 200-802] Generated output file object_detect_nnbw/object_detect_nnbw.zip
Command   export_design done; 17.693 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
