// Seed: 288264227
module module_0;
  parameter id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd46
) (
    input wire id_0
    , id_8,
    output wor id_1,
    input supply0 _id_2,
    input tri0 id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6
);
  wire id_9;
  and primCall (id_1, id_3, id_4, id_5, id_8, id_9);
  module_0 modCall_1 ();
  logic [-1 'h0 : id_2  !=  -1] id_10;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd25
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  wire [-1 : -1 'b0 !==  id_1] id_3;
endmodule
