
---------- Begin Simulation Statistics ----------
final_tick                                83323482500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279051                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687924                       # Number of bytes of host memory used
host_op_rate                                   279599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   358.36                       # Real time elapsed on the host
host_tick_rate                              232515086                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083323                       # Number of seconds simulated
sim_ticks                                 83323482500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616863                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103688                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728145                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478279                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666470                       # CPI: cycles per instruction
system.cpu.discardedOps                        190846                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610727                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403353                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001645                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34121954                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600071                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166646965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132525011                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417428                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            393                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72902                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33502                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85187                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37989                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       352755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25097856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25097856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123176                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123176    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123176                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151536250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841579500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289250                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2126608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174958336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175012480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106796                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9331456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           815977                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000684                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026141                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815419     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    558      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             815977                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2024924000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771897495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1055000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585985                       # number of demand (read+write) hits
system.l2.demand_hits::total                   586000                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              585985                       # number of overall hits
system.l2.overall_hits::total                  586000                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122774                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123181                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            122774                       # number of overall misses
system.l2.overall_misses::total                123181                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11198865000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11233506000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34641000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11198865000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11233506000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709181                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709181                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173695                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173695                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85113.022113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91215.281737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91195.119377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85113.022113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91215.281737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91195.119377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72902                       # number of writebacks
system.l2.writebacks::total                     72902                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9970837500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10001408500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9970837500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10001408500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173688                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75113.022113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81216.247587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81196.081217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75113.022113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81216.247587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81196.081217                       # average overall mshr miss latency
system.l2.replacements                         106796                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658104                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            204064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204064                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7923547000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7923547000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93013.570146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93013.570146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7071687000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7071687000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83013.687534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83013.687534                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85113.022113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85113.022113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75113.022113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75113.022113                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3275318000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3275318000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87139.649347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87139.649347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2899150500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2899150500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77141.996168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77141.996168                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15946.413651                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.505569                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.793969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.125317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15899.494365                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973292                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6535                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11461284                       # Number of tag accesses
system.l2.tags.data_accesses                 11461284                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15714304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15766400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9331456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9331456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72902                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            625226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188593942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189219168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       625226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           625226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111990710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111990710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111990710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           625226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188593942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301209878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003682951500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137148                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72902                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4620035750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9238610750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18755.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37505.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203256                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.629972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.448030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.040440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3492      4.81%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44351     61.09%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4542      6.26%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1604      2.21%     74.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1498      2.06%     76.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1811      2.49%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          834      1.15%     80.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          814      1.12%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13654     18.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.046686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.271338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.834671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8751     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           26      0.30%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.599294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.569631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6355     72.36%     72.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.34%     72.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2167     24.68%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.54%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              164      1.87%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15764736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9329600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15766528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9331456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83323424500                       # Total gap between requests
system.mem_ctrls.avgGap                     424950.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15712640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9329600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 625225.907954579336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188573971.329150795937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111968435.788794592023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145804                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25738500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9212872250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1925426433250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31619.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37521.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13205580.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256504500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136308810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876949080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377854920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6577262640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17505274560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17254933440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42985087950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.882038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44660445250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35880777250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261952320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139208190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           881804280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383090580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6577262640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17706411030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17085555360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43035284400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.484466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44218958250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36322264250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050845                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050845                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050845                       # number of overall hits
system.cpu.icache.overall_hits::total         8050845                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          422                       # number of overall misses
system.cpu.icache.overall_misses::total           422                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35883500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35883500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35883500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35883500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85031.990521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85031.990521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85031.990521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85031.990521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35461500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35461500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84031.990521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84031.990521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84031.990521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84031.990521                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050845                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050845                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35883500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35883500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85031.990521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85031.990521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84031.990521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84031.990521                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.999132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19078.831754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.999132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.345702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.345702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.411133                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205490                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51311982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51311982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51312545                       # number of overall hits
system.cpu.dcache.overall_hits::total        51312545                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748069                       # number of overall misses
system.cpu.dcache.overall_misses::total        748069                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21241507500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21241507500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21241507500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21241507500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060614                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28696.441164                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28696.441164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28395.117964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28395.117964                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658104                       # number of writebacks
system.cpu.dcache.writebacks::total            658104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35410                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35410                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708759                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18115857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18115857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18452754500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18452754500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25703.396973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25703.396973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26035.301844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26035.301844                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708246                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40683959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40683959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8175694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8175694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19551.687400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19551.687400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7613442000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7613442000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18321.229783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18321.229783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628023                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628023                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13065813000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13065813000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40570.003353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40570.003353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32805                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32805                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10502415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10502415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36309.001525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36309.001525                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    336897500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    336897500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85182.680152                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85182.680152                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.367078                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708758                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.397943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.367078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104830138                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104830138                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
