// Seed: 2170238020
module module_0;
  wire id_2 = id_1;
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  always id_3 <= 1;
  module_0 modCall_1 ();
  wire id_4;
  final $display;
endmodule
module module_2 (
    input  tri0  id_0
    , id_12,
    input  tri   id_1
    , id_13,
    input  wire  id_2
    , id_14,
    input  uwire id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  wire  id_7,
    input  uwire id_8,
    output tri0  id_9,
    input  wire  id_10
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 ();
endmodule
