// Seed: 2046692878
module module_0 (
    output wire id_0,
    input uwire id_1,
    input tri id_2,
    input wand id_3,
    output tri0 id_4,
    input wand id_5
    , id_14,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    input supply1 id_11,
    input uwire id_12
);
  assign id_14 = id_14;
  wire id_15;
  initial begin : LABEL_0
    $clog2(25);
    ;
    assign id_0 = id_7;
  end
  assign module_1.id_3 = 0;
  for (id_16 = -1; -1; id_16 = "") begin : LABEL_1
    assign id_16 = -1'b0;
  end
endmodule
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output tri id_2,
    input tri id_3,
    input tri1 module_1,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    input wand id_9,
    input wor id_10,
    output tri0 id_11,
    output tri id_12,
    output tri0 id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri id_16,
    input wire id_17,
    input uwire id_18,
    output wand id_19,
    input wand id_20,
    input supply1 id_21,
    input supply0 id_22,
    output wor id_23,
    output wor id_24,
    input wand id_25,
    output wire id_26,
    input tri0 id_27,
    input tri id_28,
    input wor id_29,
    input wire id_30
    , id_34,
    input wor id_31,
    input wand id_32
);
  wire id_35, id_36, id_37;
  module_0 modCall_1 (
      id_19,
      id_5,
      id_5,
      id_25,
      id_19,
      id_32,
      id_27,
      id_25,
      id_25,
      id_13,
      id_7,
      id_0,
      id_22
  );
  assign id_34 = id_37 / 1;
endmodule
