
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014048                       # Number of seconds simulated (Second)
simTicks                                  14048201736                       # Number of ticks simulated (Tick)
finalTick                                 14048201736                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.51                       # Real time elapsed on the host (Second)
hostTickRate                               1122715338                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5368800                       # Number of bytes of host memory used (Byte)
simInsts                                     10446754                       # Number of instructions simulated (Count)
simOps                                       17692162                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   834885                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1413923                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         42186792                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data        7248591                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7248591                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7248591                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7248591                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        16245                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           16245                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        16245                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          16245                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1076273649                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1076273649                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1076273649                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1076273649                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7264836                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7264836                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7264836                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7264836                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002236                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002236                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002236                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002236                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 66252.609972                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 66252.609972                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 66252.609972                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 66252.609972                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        14211                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             14211                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        16245                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        16245                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        16245                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        16245                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1809                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1809                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1065454479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1065454479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1065454479                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1065454479                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    156518325                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    156518325                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65586.609972                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65586.609972                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65586.609972                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65586.609972                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 86522.014925                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 86522.014925                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                  14749                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data      8254737                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total      8254737                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data      8049609                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total      8049609                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26135.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26135.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data     17350299                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total     17350299                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          657                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          657                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data     16912737                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total     16912737                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 25742.369863                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 25742.369863                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      5062780                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5062780                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          991                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           991                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     51901047                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     51901047                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5063771                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5063771                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000196                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000196                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52372.398587                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52372.398587                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          991                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          991                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          683                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          683                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     51241041                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     51241041                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    156518325                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    156518325                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000196                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000196                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51706.398587                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51706.398587                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 229162.994143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 229162.994143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2185811                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2185811                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        15254                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        15254                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1024372602                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1024372602                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2201065                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2201065                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006930                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006930                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 67154.359643                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 67154.359643                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        15254                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        15254                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1014213438                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1014213438                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006930                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006930                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 66488.359643                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 66488.359643                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           494.451320                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5545533                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              15061                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             368.204834                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              449883                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   494.451320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.965725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.965725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          356                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           58141980                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          58141980                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          345                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          345                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          345                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          345                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker           78                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total           78                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker           78                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total           78                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker       802863                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total       802863                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker       802863                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total       802863                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          423                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          423                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          423                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          423                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.184397                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.184397                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.184397                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.184397                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 10293.115385                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 10293.115385                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 10293.115385                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 10293.115385                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks           40                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total           40                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker           78                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker       750915                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total       750915                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker       750915                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total       750915                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.184397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.184397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.184397                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.184397                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  9627.115385                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total  9627.115385                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  9627.115385                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total  9627.115385                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements           54                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          265                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          265                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker           68                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total           68                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker       765234                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total       765234                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          333                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          333                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.204204                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.204204                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 11253.441176                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 11253.441176                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker           68                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker       719946                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total       719946                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.204204                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.204204                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 10587.441176                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 10587.441176                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker           80                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total           80                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker           10                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total           10                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker        37629                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total        37629                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker           90                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total           90                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.111111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.111111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  3762.900000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  3762.900000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker           10                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total           10                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker        30969                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total        30969                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.111111                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.111111                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  3096.900000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  3096.900000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse     6.930108                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          189                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           55                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.436364                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick       367965                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker     6.930108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.433132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.433132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses          914                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses          914                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     10446754                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      17692162                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     17612283                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       144972                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       950912                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     17612283                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     29689149                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     14239816                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      5581295                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      6781487                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads      9538560                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites         2916                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      7267620                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      5064455                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2203165                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     42186792                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1169239                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        71020      0.40%      0.40% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     10352994     58.52%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult          514      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           14      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     58.92% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      5064455     28.63%     87.55% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2203165     12.45%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     17692162                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       12690277                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12690277                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12690277                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12690277                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          384                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             384                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          384                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            384                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     25409898                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     25409898                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     25409898                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     25409898                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12690661                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12690661                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12690661                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12690661                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000030                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66171.609375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 66171.609375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66171.609375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 66171.609375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 6                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          384                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          384                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          384                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          384                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     25154154                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     25154154                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     25154154                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     25154154                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65505.609375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65505.609375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65505.609375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65505.609375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      6                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12690277                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12690277                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          384                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           384                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     25409898                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     25409898                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12690661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12690661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66171.609375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66171.609375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          384                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          384                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     25154154                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     25154154                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65505.609375                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65505.609375                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           178.253494                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 1874                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  7                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             267.714286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              298701                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   178.253494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.348151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.348151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          377                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          218                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.736328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          101525672                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         101525672                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            9                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.WriteReq.hits::cpu.mmu.itb.walker           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.hits::total           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::cpu.mmu.itb.walker           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::total           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     0.766380                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           24                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           15                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.600000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick        84915                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     0.766380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.047899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.047899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           71                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           71                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker           41                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst            15                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data           168                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total              233                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker           41                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.itb.walker            9                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst           15                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data          168                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total             233                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst          369                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        15402                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          15783                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker            8                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          369                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        15402                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         15783                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker       488178                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker       228438                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst     24848460                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data   1053175770                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   1078740846                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker       488178                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker       228438                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     24848460                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data   1053175770                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   1078740846                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker           49                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker           13                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst          384                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        15570                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        16016                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker           49                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker           13                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          384                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        15570                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        16016                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.163265                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.960938                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.989210                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.985452                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.163265                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.960938                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.989210                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.985452                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 61022.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst        67340                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 68379.156603                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 68348.276373                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 61022.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst        67340                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 68379.156603                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 68348.276373                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         7149                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             7149                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          369                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        15402                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        15783                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker            8                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          369                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        15402                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        15783                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data         1809                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total         1809                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker       464202                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     23742567                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   1007015976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   1031439195                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker       464202                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     23742567                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   1007015976                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   1031439195                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data    153789057                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total    153789057                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.163265                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.960938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.989210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.985452                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.163265                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.960938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.989210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.985452                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58025.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst        64343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 65382.156603                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 65351.276373                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58025.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst        64343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 65382.156603                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 65351.276373                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 85013.298507                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 85013.298507                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                  7299                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data      7793865                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total      7793865                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data      6921405                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total      6921405                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22472.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22472.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data     16475175                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total     16475175                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data          657                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total          657                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data     14506146                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total     14506146                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22079.369863                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22079.369863                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst           15                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total           15                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          369                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          369                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst     24848460                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total     24848460                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          384                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          384                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.960938                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.960938                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst        67340                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total        67340                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          369                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          369                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     23742567                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total     23742567                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.960938                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.960938                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst        64343                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total        64343                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data          111                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total          111                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        14470                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        14470                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   1002787209                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   1002787209                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        14581                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        14581                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.992387                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.992387                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 69301.120180                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 69301.120180                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        14470                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        14470                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    959420619                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    959420619                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.992387                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.992387                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 66304.120180                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 66304.120180                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data          683                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total          683                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data    153789057                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total    153789057                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 225166.994143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 225166.994143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker           41                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.itb.walker            9                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data           57                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total          107                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          932                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          944                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       488178                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker       228438                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     50388561                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     51105177                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker           49                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data          989                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         1051                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.163265                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.307692                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.942366                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.898192                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 61022.250000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 54064.979614                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 54136.840042                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          932                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          944                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       464202                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       216450                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     47595357                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     48276009                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.163265                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.942366                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.898192                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58025.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 51067.979614                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 51139.840042                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data          672                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total          673                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::cpu.mmu.dtb.walker         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data          672                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total          674                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.mmu.dtb.walker     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.001484                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::cpu.mmu.dtb.walker         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.mmu.dtb.walker         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.mmu.dtb.walker     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.001484                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks          963                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total          963                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks          963                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total          963                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            6                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            6                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks        14257                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        14257                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        14257                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        14257                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         6143.820977                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               15593                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              7605                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.050362                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              81585                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     3.059123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker     3.333928                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     1.519589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   122.856913                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  6013.051424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.014997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.734015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.749978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          971                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         7045                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses            550533                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses           550533                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 5063795                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2202562                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        17                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        72                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                12690666                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         5                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq             683                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp           2143                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq           1126                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp          1126                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty        21406                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            6                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean          965                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          705                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq          683                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp          683                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq         14581                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp        14581                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          384                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq         1076                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq          657                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp          657                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq          308                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp          308                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          774                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        53749                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           39                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          183                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total              54745                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        24960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      1970979                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total             2002851                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                        7333                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                459136                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples         26797                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.007053                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.083687                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0               26608     99.29%     99.29% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                 189      0.71%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total           26797                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       22265379                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        383616                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      16931718                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy         16983                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy         71262                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests        32507                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests        16465                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops          145                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops          145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   676                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  676                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  666                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 666                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         2654                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         2684                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     2684                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         1327                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio           34                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1367                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1367                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy             3013010                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer15.occupancy               15651                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy                12898                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2018000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                     97                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                        99                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                    97                       # number of overall hits (Count)
system.l3.overallHits::total                       99                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.dtb.walker            7                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                  369                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                15305                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   15684                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.dtb.walker            7                       # number of overall misses (Count)
system.l3.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                 369                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               15305                       # number of overall misses (Count)
system.l3.overallMisses::total                  15684                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.dtb.walker       445554                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.mmu.itb.walker       204462                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst        23128182                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data       980854497                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1004632695                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.dtb.walker       445554                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.itb.walker       204462                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst       23128182                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data      980854497                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1004632695                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                369                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              15402                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 15783                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker            8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               369                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             15402                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                15783                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.dtb.walker     0.875000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.993702                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.993727                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.dtb.walker     0.875000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.993702                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.993727                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst        62678                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 64087.193532                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    64054.622226                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst        62678                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 64087.193532                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   64054.622226                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrMisses::cpu.mmu.dtb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst              369                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            15305                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               15684                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.dtb.walker            7                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             369                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           15305                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              15684                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data         1809                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total          1809                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.dtb.walker       409386                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst     21224932                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data    901863575                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total      923686799                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.dtb.walker       409386                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst     21224932                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data    901863575                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total     923686799                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data    148215582                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total    148215582                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.dtb.walker     0.875000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.993702                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.993727                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.dtb.walker     0.875000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.993702                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.993727                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58483.714286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 57520.140921                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 58926.074812                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 58893.573004                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58483.714286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 57520.140921                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 58926.074812                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 58893.573004                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 81932.328358                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 81932.328358                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data      6100893                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total      6100893                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data          308                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total          308                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data      4511299                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total      4511299                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14647.074675                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14647.074675                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data     12755898                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total     12755898                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data          657                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total          657                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data      9364047                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total      9364047                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14252.735160                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14252.735160                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 75                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    75                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            14395                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               14395                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data    934928136                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      934928136                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          14470                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             14470                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.994817                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.994817                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 64948.116429                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 64948.116429                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        14395                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           14395                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data    860633026                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    860633026                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.994817                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.994817                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 59786.941716                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 59786.941716                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu.data          683                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total          683                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data    148215582                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total    148215582                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 217006.708638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 217006.708638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             22                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                24                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst          369                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data          910                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1289                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       445554                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.mmu.itb.walker       204462                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst     23128182                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     45926361                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     69704559                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst          369                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          932                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          1313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.875000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.750000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.976395                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.981721                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        68154                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst        62678                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 50468.528571                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 54076.461598                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst          369                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data          910                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1289                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       409386                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       188906                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst     21224932                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     41230549                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     63053773                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.875000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.976395                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.981721                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58483.714286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 57520.140921                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 45308.295604                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 48916.813809                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WriteClean.hits::writebacks             965                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                  965                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks          965                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total              965                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks          965                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total            965                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data         1126                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total         1126                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks         7149                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             7149                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         7149                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         7149                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                  7794.557359                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                          968                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                        308                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       3.142857                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       76000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.mmu.dtb.walker     6.293680                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     2.999970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       175.671279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      7609.592430                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000192                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.005361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.232226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.237871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          15376                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   54                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  114                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                  966                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 9474                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 4768                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.469238                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     413572                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    413572                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       369.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     14997.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000759318                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               35407                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15684                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        965                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15684                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      965                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    308                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   955                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       4.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15684                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  965                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   15376                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                   19712                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1003776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                61760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              71452276.87239984                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4396292.22021588                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14048119818                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     843781.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        23616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       959808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 31890.202633690311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 13667.229700152990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1681069.253118817694                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 68322481.271064803004                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          369                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        15305                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          965                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker       179084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        90960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9054492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    400228163                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25583.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30320.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24537.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26150.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        23616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       974272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         998528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        23616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        23616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        61760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        61760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        15223                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15602                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          965                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            965                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker        31890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        13667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1681069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       69352079                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          71078706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1681069                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1681069                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      4396292                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          4396292                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      4396292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker        31890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        13667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1681069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      69352079                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         75474998                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15294                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               137955371                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              50959608                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          405478019                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9020.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26512.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13465                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1826                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   535.798467                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   474.571010                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   188.695661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          104      5.70%      5.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           79      4.33%     10.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           91      4.98%     15.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          141      7.72%     22.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          644     35.27%     58.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          702     38.44%     96.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            6      0.33%     96.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.16%     96.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           56      3.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1826                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                978816                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               69.675537                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.04                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3461814.720000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    4589999.265600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   38416291.334400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2499221239.468751                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 5860277978.788903                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 4667853679.372793                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  13073821002.950275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   930.640181                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7113190548                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    631400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6303611188                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2242382.688000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    2981219.035200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   25915117.804800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2499221239.468751                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 4656343421.318502                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 5592910740.479954                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  12779614120.795059                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   909.697509                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8533673839                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    631400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4883127897                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data         5248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total            5248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data            82                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total               82                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data          373571                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             373571                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         373571                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            373571                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                    82                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0            22                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                  1800000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                1230000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat             4074680                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 21951.22                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            49691.22                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.37                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.01                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.01                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples           82                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0               82    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total           82                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples           32                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean            74                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean    69.792495                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    36.744980                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65           29     90.62%     90.62% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-129            2      6.25%     96.88% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257            1      3.12%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total           32                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  683                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                1972                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1126                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1126                       # Transaction distribution (Count)
system.membus.transDist::WriteClean               965                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              14395                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             14395                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1289                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq           657                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq          308                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port         2684                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio          934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        33307                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        36925                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   36925                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port         1367                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio         1868                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1065536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1068771                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1068771                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                9                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              18467                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    18467    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                18467                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2315441                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             1170950                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy            29637478                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           88472301                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          16658                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          974                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq                 683                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp               1996                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq               1126                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp              1126                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         7149                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean              965                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict                5                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               10                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             14470                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            14470                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq          1313                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq          657                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp          657                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq          308                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp          308                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        45244                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port      1532643                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               9                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             18567                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   18567    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               18567                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  14048201736                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           14662323                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          17145487                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         23912                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests         8130                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   3.422409                       # Number of seconds simulated (Second)
simTicks                                 3422409141024                       # Number of ticks simulated (Tick)
finalTick                                3436457795640                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3039.69                       # Real time elapsed on the host (Second)
hostTickRate                               1125906352                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5385184                       # Number of bytes of host memory used (Byte)
simInsts                                   2384448078                       # Number of instructions simulated (Count)
simOps                                     3773415593                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   784437                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1241381                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                      10277504928                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data     1426162630                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        1426162630                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data    1426162630                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       1426162630                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     68067494                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        68067494                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     68067494                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       68067494                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 361235254815                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 361235254815                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 361235254815                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 361235254815                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data   1494230124                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    1494230124                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data   1494230124                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   1494230124                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.045554                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.045554                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.045554                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.045554                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  5307.015634                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total  5307.015634                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  5307.015634                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total  5307.015634                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     63849514                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          63849514                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     68067494                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     68067494                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     68067494                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     68067494                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data       352557                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       352557                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 315902303811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 315902303811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 315902303811                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 315902303811                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.045554                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.045554                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.045554                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.045554                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  4641.015634                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  4641.015634                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  4641.015634                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  4641.015634                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements               65417493                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data   6300717975                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total   6300717975                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data       235038                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total       235038                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data   6144182667                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total   6144182667                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26141.231065                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26141.231065                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data  62393536008                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total  62393536008                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data      2367360                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total      2367360                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data  60816874248                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total  60816874248                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 25689.744799                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 25689.744799                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data   1065273689                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      1065273689                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     11457695                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      11457695                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  70675043877                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  70675043877                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   1076731384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   1076731384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010641                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010641                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  6168.347462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  6168.347462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     11457695                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     11457695                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  63044219007                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  63044219007                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010641                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010641                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  5502.347462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  5502.347462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    360888941                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      360888941                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     56609799                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     56609799                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 290560210938                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 290560210938                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    417498740                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    417498740                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.135593                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.135593                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  5132.684024                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  5132.684024                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     56609799                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     56609799                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data       352557                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total       352557                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 252858084804                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 252858084804                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.135593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.135593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  4466.684024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  4466.684024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.997257                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           1498509389                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           65653030                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              22.824680                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.997257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          455                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        12040313206                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       12040313206                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      3284736                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      3284736                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      3284736                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      3284736                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       505263                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       505263                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       505263                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       505263                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2576249838                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2576249838                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2576249838                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2576249838                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      3789999                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      3789999                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      3789999                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      3789999                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.133315                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.133315                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.133315                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.133315                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker  5098.829398                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total  5098.829398                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker  5098.829398                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total  5098.829398                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks       187269                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total       187269                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       505263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       505263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       505263                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       505263                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2239744680                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2239744680                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2239744680                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2239744680                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.133315                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.133315                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.133315                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.133315                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  4432.829398                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total  4432.829398                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  4432.829398                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total  4432.829398                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements       494633                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      3252963                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      3252963                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       502855                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       502855                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2569280148                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2569280148                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      3755818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      3755818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.133887                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.133887                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  5109.385704                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total  5109.385704                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       502855                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       502855                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2234378718                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2234378718                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.133887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.133887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  4443.385704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  4443.385704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker        31773                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total        31773                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker         2408                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total         2408                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker      6969690                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total      6969690                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker        34181                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total        34181                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.070448                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.070448                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  2894.389535                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  2894.389535                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker         2408                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total         2408                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker      5365962                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total      5365962                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.070448                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.070448                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  2228.389535                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  2228.389535                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.210366                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      3789279                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       502852                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     7.535575                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.210366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.950648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.950648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      8082853                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      8082853                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts   2374001000                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps    3755722832                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses   3750314318                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      5830174                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts    151783287                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts   3750314318                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads   6739987673                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites   3269637756                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads    869908161                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites   1521101526                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads   1816105888                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites      2235407                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs   1497185079                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts   1076731384                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts    420453695                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles  10277504928                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches    159783782                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass      3031582      0.08%      0.08% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu   2155441522     57.39%     57.47% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult    100064760      2.66%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     60.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead   1076731384     28.67%     88.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite    420453695     11.20%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total   3755722964                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst     3174341386                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        3174341386                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    3174341386                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       3174341386                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           64                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              64                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           64                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             64                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3714615                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3714615                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3714615                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3714615                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   3174341450                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    3174341450                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   3174341450                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   3174341450                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58040.859375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 58040.859375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58040.859375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 58040.859375                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           64                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           64                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           64                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           64                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3671991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3671991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3671991                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3671991                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 57374.859375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 57374.859375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 57374.859375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 57374.859375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   3174341386                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      3174341386                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           64                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            64                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3714615                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3714615                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   3174341450                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   3174341450                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58040.859375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58040.859375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           64                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           64                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3671991                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3671991                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 57374.859375                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 57374.859375                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           431.115874                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 2746                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             457.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   431.115874                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.842023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.842023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          436                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          434                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.851562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses        25394731664                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses       25394731664                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker       492955                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst             6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data      59411852                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total         59904813                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker       492955                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data     59411852                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total        59904813                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker         4057                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           58                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data      6238174                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total        6242289                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker         4057                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           58                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data      6238174                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total       6242289                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker     40529430                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      3609387                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data  69352129782                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total  69396268599                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker     40529430                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      3609387                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data  69352129782                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total  69396268599                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker       497012                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           64                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data     65650026                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total     66147102                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker       497012                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           64                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data     65650026                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total     66147102                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.008163                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.906250                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.095022                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.094370                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.008163                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.906250                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.095022                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.094370                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 62230.810345                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 11117.376620                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 11117.118832                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 62230.810345                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 11117.376620                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 11117.118832                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks      5792630                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total          5792630                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker         4057                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           58                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data      6238174                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total      6242289                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker         4057                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           58                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data      6238174                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total      6242289                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data       352557                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total       352557                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker     28370601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      3435561                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data  50656322304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total  50688128466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker     28370601                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      3435561                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data  50656322304                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total  50688128466                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.008163                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.906250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.095022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.094370                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.008163                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.906250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.095022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.094370                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 59233.810345                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data  8120.376620                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total  8120.118832                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 59233.810345                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data  8120.376620                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total  8120.118832                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements               6012163                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks          668                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total          668                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data   5983363647                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total   5983363647                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data       235038                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total       235038                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data   5283238473                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total   5283238473                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22478.231065                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22478.231065                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data  59040465435                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total  59040465435                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data      2367360                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total      2367360                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data  52145234568                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total  52145234568                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22026.744799                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22026.744799                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            6                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            6                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           58                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           58                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      3609387                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      3609387                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.906250                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.906250                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 62230.810345                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 62230.810345                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           58                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           58                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      3435561                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      3435561                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.906250                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.906250                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 59233.810345                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 59233.810345                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data     49731517                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total     49731517                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data      4463686                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total      4463686                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data  46262630394                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total  46262630394                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data     54195203                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total     54195203                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.082363                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.082363                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 10364.221496                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 10364.221496                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data      4463686                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total      4463686                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data  32884963452                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total  32884963452                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.082363                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.082363                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data  7367.221496                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total  7367.221496                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker       492955                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data      9680335                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total     10173290                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker         4057                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data      1774488                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total      1778545                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker     40529430                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data  23089499388                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total  23130028818                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker       497012                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data     11454823                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total     11951835                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.008163                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.154912                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.148809                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker         9990                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 13011.921967                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 13005.028727                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         4057                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data      1774488                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total      1778545                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker     28370601                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  17771358852                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total  17799729453                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.008163                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.154912                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.148809                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker         6993                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 10014.921967                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 10008.028727                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker         1909                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data      2400945                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total      2402854                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data        10655                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total        10655                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker         1909                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data      2411600                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total      2413509                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.004418                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.004415                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data        10655                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total        10655                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data     40752207                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total     40752207                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.004418                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.004415                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data  3824.702675                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total  3824.702675                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks      2594330                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total      2594330                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks      2594330                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total      2594330                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data       352557                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total       352557                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            5                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks     64036783                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total     64036783                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks     64036783                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total     64036783                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.997598                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs           132399231                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs           6247032                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs             21.193942                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     8.778521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker    10.415685                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     0.000084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst     0.295974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  8172.507335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.001072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.001271                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.000036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.997621                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          156                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          511                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         7499                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses        2241033464                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses       2241033464                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses              1077655095                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               420469443                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    923711                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     15484                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              3174341450                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp       11960614                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq         352557                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp        352557                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty     69829420                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean      2602398                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict      2095269                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq      2416872                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp      2416872                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq      54195335                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp     54195335                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           64                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq     11960550                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq      2367360                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp      2367360                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq       235038                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp       235038                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          133                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    210058921                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port      1498817                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total          211557871                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   8455934260                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port     43793984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total          8499732660                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                     6024773                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic             371294976                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples      77540339                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000370                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.019436                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0            77511942     99.96%     99.96% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1               28095      0.04%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                 302      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total        77540339                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy    91133186922                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         63936                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy   67375393497                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy     503154009                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests    137087350                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests     70927315                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests        17434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops         7468                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops         7166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker         4057                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                5977310                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                   5981367                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker         4057                       # number of overall hits (Count)
system.l3.overallHits::cpu.data               5977310                       # number of overall hits (Count)
system.l3.overallHits::total                  5981367                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                   58                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data               260864                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  260922                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                  58                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data              260864                       # number of overall misses (Count)
system.l3.overallMisses::total                 260922                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst         3338991                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data      8422546023                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         8425885014                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        3338991                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data     8422546023                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        8425885014                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker         4057                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 58                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data            6238174                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               6242289                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker         4057                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                58                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data           6238174                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              6242289                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.041817                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.041799                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.041817                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.041799                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 57568.810345                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 32287.115213                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    32292.735047                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 57568.810345                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 32287.115213                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   32292.735047                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                 7858                       # number of writebacks (Count)
system.l3.writebacks::total                      7858                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst               58                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data           260864                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              260922                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              58                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data          260864                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             260922                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data       352557                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total        352557                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.inst      3039728                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data   7076173701                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     7079213429                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      3039728                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data   7076173701                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    7079213429                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.041817                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.041799                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.041817                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.041799                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 52409.103448                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 27125.911207                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 27131.531373                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 52409.103448                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 27125.911207                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 27131.531373                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                           8499                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total              4                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanInvalidReq.missLatency::cpu.data   4657097241                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total   4657097241                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data       235038                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total       235038                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data   3444081641                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total   3444081641                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14653.297088                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14653.297088                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data  45838587528                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total  45838587528                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data      2367360                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total      2367360                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data  33620623106                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total  33620623106                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14201.736578                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14201.736578                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data            4439582                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total               4439582                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            24104                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               24104                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data   1798833033                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     1798833033                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data        4463686                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total           4463686                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.005400                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.005400                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 74627.988425                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 74627.988425                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        24104                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           24104                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data   1674424277                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   1674424277                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.005400                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.005400                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 69466.656032                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 69466.656032                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker         4057                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data        1537728                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total           1541785                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst           58                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data       236760                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          236818                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst      3338991                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data   6623712990                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   6627051981                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker         4057                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           58                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data      1774488                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total       1778603                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.133424                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.133148                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 57568.810345                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 27976.486695                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 27983.734264                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst           58                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data       236760                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       236818                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      3039728                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data   5401749424                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   5404789152                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.133424                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.133148                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 52409.103448                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 22815.295759                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 22822.543692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.data             10655                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                10655                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.data         10655                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            10655                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WriteClean.hits::writebacks         2602398                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total              2602398                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks      2602398                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total          2602398                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks      2602398                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total        2602398                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data       352557                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total       352557                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks      5792630                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total          5792630                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks      5792630                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total      5792630                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 32726.122817                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       721950                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     243537                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.964437                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       5.954196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker     5.008783                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     2.004595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst        38.673980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     32674.481263                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.001180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.997146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.998722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                32762                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                  279706384                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 279706384                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      8002.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     25823.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      3.171668170004                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          443                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          443                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3558410                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7551                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      260922                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2610256                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    260922                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2610256                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 235041                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts               2602254                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      80.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                260922                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2610256                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   25881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          443                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      92.966140                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.744824                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1311.696193                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255           436     98.42%     98.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            2      0.45%     98.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            2      0.45%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.23%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.23%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27392-27647            1      0.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           443                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          443                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.898420                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.892785                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.437053                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               18      4.06%      4.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               12      2.71%      6.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              411     92.78%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.23%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           443                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                15042624                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                16699008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            167056384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4879313.75586602                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              48812511.04595168                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  3422408846985                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1191987.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         3712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1652672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       507456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1084.616083888016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 482897.260935176571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 148274.498778415174                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       260864                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2610256                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1127816                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    939155574                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 129554704197524                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     19445.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data      3600.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  49632949.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         3712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     15583552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       15587264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    167055616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    167055616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           58                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       243493                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          243551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2610244                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2610244                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           1085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        4553387                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           4554471                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         1085                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          1085                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     48812287                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         48812287                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     48812287                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          1085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       4553387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         53366758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 8512                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                7917                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                59338764                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              28361984                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          208230668                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6971.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24463.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                7605                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               6871                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1954                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   538.300921                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   355.016082                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   387.688057                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          342     17.50%     17.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          312     15.97%     33.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          169      8.65%     42.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          138      7.06%     49.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          198     10.13%     59.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           81      4.15%     63.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           46      2.35%     65.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           75      3.84%     69.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          593     30.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1954                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                544768                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             506688                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.159177                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.148050                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3511714.752000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    4672926.081600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   18575094.988800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  17304115.584000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 608967672831.924316                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 127673570032.442032                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2136049221019.391113                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  2872734527754.848145                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   839.389567                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3266206889561                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 153848800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2353904343                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2579207.904000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    3429023.841600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   17233279.929600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  12451897.248000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 608967672831.924316                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 127477774517.984833                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2136199662770.608643                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  2872680803549.128906                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   839.373869                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3266438472340                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 153848800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2122321564                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data      1111744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total         1111744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data         17371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total            17371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks           12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total              12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data          324843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             324843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks          224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total               224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks          224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         324843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            325067                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                 17369                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                   12                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0          1094                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1          1088                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2          1088                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3          1088                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4          1087                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5          1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6          1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7          1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8          1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9          1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10         1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11         1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12         1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13         1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14         1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15         1084                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0            12                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                250236662                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat              260535000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat           732052722                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 14407.09                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            42147.09                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.32                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.01                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.01                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples        17369                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0            17369    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total        17369                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingWrites::samples           12                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::mean     3.083333                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::gmean     2.503039                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::stdev     2.020726                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::1               3     25.00%     25.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::2               3     25.00%     50.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::3               2     16.67%     66.67% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::4               1      8.33%     75.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::5               1      8.33%     83.33% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::6               1      8.33%     91.67% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::7               1      8.33%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::total           12                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.bytesPerBank::samples         4357                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean    255.265550                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean   254.666429                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    11.693846                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65           16      0.37%      0.37% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-193            2      0.05%      0.41% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257         4339     99.59%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total         4357                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              236818                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              352557                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             352557                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7858                       # Transaction distribution (Count)
system.membus.transDist::WriteClean           2602398                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               252                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              3363                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              24104                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             24104                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         236818                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq       2367360                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq       235038                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio       705114                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      5738113                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      6443227                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6443227                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio      1410228                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    183755392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    185165620                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                185165620                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             3363                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3219240                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3219240    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3219240                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy           886538262                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy         16682660973                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         1664829610                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2874793                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2613871                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadResp            1778603                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq             352557                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp            352557                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      5800488                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean          2602398                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict           215612                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            14018                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           10655                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq           4463686                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp          4463686                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq       1778603                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq      2367360                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp      2367360                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq       235038                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp       235038                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port     27029160                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port    938198516                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           11862                       # Total snoops (Count)
system.tol3bus.snoopTraffic                    502912                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           9219761                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000043                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.006587                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 9219361    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                     400      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             9219761                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 3422409593904                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy        11641850163                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy        7223594841                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests      14866306                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      8624181                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops             400                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops          400                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.019441                       # Number of seconds simulated (Second)
simTicks                                  19441045494                       # Number of ticks simulated (Tick)
finalTick                                3455899233741                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.60                       # Real time elapsed on the host (Second)
hostTickRate                               1429581504                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5385184                       # Number of bytes of host memory used (Byte)
simInsts                                   2395267320                       # Number of instructions simulated (Count)
simOps                                     3792657383                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                176132838                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  278887914                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         58381518                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data        8067099                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8067099                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8067099                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8067099                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          368                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             368                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          368                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            368                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data      5166162                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total      5166162                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data      5166162                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total      5166162                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8067467                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8067467                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8067467                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8067467                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000046                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000046                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000046                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000046                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 14038.483696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 14038.483696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 14038.483696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 14038.483696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          338                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               338                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          368                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          368                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data        26045                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        26045                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data      4921074                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total      4921074                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data      4921074                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total      4921074                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data   3014211771                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   3014211771                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13372.483696                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13372.483696                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13372.483696                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13372.483696                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 115730.918449                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 115730.918449                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                    358                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data        53613                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total        53613                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data        52281                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total        52281                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26140.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26140.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      5692429                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5692429                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          285                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           285                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data      3992670                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total      3992670                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5692714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5692714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 14009.368421                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 14009.368421                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          285                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          285                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data        13027                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        13027                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      3802860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      3802860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data   3014211771                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   3014211771                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 13343.368421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 13343.368421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 231381.881554                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 231381.881554                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2374670                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2374670                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           83                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           83                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1173492                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1173492                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2374753                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2374753                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000035                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000035                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 14138.457831                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 14138.457831                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           83                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           83                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data        13018                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        13018                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1118214                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1118214                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000035                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000035                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 13472.457831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 13472.457831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.997604                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8111358                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                872                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            9302.016055                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.997604                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          117                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          359                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           64540113                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          64540113                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker        33300                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total        33300                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker        33300                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total        33300                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total            4                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total        29304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total        29304                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker        33300                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total        33300                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker         5550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total         5550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total        29304                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total         4884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          960                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           22                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    43.636364                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses           18                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses           18                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     10818918                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      19241191                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     19134580                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        80329                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1136183                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     19134580                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     31497781                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     15525599                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      5724188                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      6720772                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     10539584                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites           59                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      8093514                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      5705741                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2387773                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     58381518                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1229166                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        14125      0.07%      0.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     11125582     57.82%     57.90% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult         7970      0.04%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     57.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      5705741     29.65%     87.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2387773     12.41%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     19241191                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       13230726                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          13230726                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      13230726                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         13230726                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           41                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              41                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           41                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             41                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3342321                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3342321                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3342321                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3342321                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     13230767                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13230767                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     13230767                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13230767                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 81520.024390                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 81520.024390                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 81520.024390                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 81520.024390                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                12                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           41                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           41                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3315015                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3315015                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3315015                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3315015                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80854.024390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80854.024390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80854.024390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80854.024390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     12                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     13230726                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        13230726                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           41                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            41                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3342321                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3342321                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     13230767                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13230767                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 81520.024390                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 81520.024390                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           41                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3315015                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3315015                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80854.024390                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80854.024390                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           444.199323                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           3200259063                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                477                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           6709138.496855                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   444.199323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.867577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.867577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          465                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          436                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.908203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          105846177                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         105846177                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker        99567                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total        99567                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker        99567                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total        99567                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        33189                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        33189                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        33189                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        33189                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker        97569                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total        97569                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker        97569                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total        97569                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        32523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        32523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        32523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        32523                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker        99567                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total        99567                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        33189                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        33189                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker        97569                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total        97569                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        32523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        32523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.200000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data            10                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total               16                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data           10                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total              16                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           41                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data          350                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total            394                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           41                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data          350                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total           394                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker        93906                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      3287709                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data      4631031                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total      8012646                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker        93906                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      3287709                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data      4631031                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total      8012646                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           41                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data          360                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total          410                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           41                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data          360                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total          410                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.972222                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.960976                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.972222                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.960976                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker        31302                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 80188.024390                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 13231.517143                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 20336.664975                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker        31302                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 80188.024390                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 13231.517143                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 20336.664975                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks          405                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total              405                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           41                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data          350                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total          394                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           41                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data          350                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total          394                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data        26045                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total        26045                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker        84915                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      3164832                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data      3582081                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total      6831828                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker        84915                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      3164832                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data      3582081                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total      6831828                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data   2962155879                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total   2962155879                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.972222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.960976                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.972222                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.960976                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        28305                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 77191.024390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 10234.517143                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 17339.664975                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        28305                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 77191.024390                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 10234.517143                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 17339.664975                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 113732.228028                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 113732.228028                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                   406                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data        50949                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total        50949                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data        44955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total        44955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           41                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           41                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      3287709                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      3287709                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           41                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           41                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 80188.024390                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 80188.024390                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           41                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           41                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      3164832                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      3164832                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 77191.024390                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 77191.024390                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data            2                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total            2                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data           74                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total           74                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data      1046286                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total      1046286                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data           76                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total           76                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.973684                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.973684                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data        14139                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total        14139                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data           74                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total           74                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data       824508                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total       824508                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.973684                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.973684                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data        11142                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total        11142                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data        13027                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total        13027                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data   2962155879                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total   2962155879                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 227385.881554                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 227385.881554                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data            8                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total           14                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          276                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          279                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker        93906                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data      3584745                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total      3678651                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data          284                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total          293                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.971831                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.952218                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        31302                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 12988.206522                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 13185.129032                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          276                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          279                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker        84915                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      2757573                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total      2842488                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.971831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.952218                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        28305                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data  9991.206522                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 10188.129032                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.data            7                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total            7                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.hits::writebacks            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data        13018                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total        13018                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks           12                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total           12                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total           12                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks          344                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total          344                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks          344                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total          344                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.999996                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             7266082                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8600                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs            844.893256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    12.312860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker            7                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     0.017074                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    14.278076                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  8158.391987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.001503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.001743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.995897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         7999                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses             13160                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses            13160                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 5692715                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2374759                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                13230768                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq           13027                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp          13362                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          13018                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         13018                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty          749                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean           12                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict           24                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq            7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp            7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            76                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           76                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           41                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          294                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port           94                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        53189                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total              53310                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         3392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        70854                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total               75206                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         407                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                 25984                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples         26871                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000261                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.016138                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0               26864     99.97%     99.97% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                   7      0.03%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total           26871                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       13513140                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         40959                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      13374612                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy          2997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy          5994                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests          799                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          392                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 13027                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                13027                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                13015                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               13015                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        52084                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        52084                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    52084                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        26042                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        26042                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     26042                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy            59397376                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            39069000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                    331                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                       333                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            2                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                   331                       # number of overall hits (Count)
system.l3.overallHits::total                      333                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                   41                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                   19                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                      61                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.itb.walker            1                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                  41                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data                  19                       # number of overall misses (Count)
system.l3.overallMisses::total                     61                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.itb.walker        69264                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst         3096567                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data         1235430                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total            4401261                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.itb.walker        69264                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        3096567                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data        1235430                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total           4401261                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 41                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data                350                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                   394                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                41                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data               350                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                  394                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.itb.walker     0.333333                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.054286                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.154822                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.itb.walker     0.333333                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.054286                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.154822                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.itb.walker        69264                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst 75526.024390                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 65022.631579                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    72151.819672                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.itb.walker        69264                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 75526.024390                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 65022.631579                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   72151.819672                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                   37                       # number of writebacks (Count)
system.l3.writebacks::total                        37                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst               41                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data               19                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                  61                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              41                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data              19                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total                 61                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data        26045                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total         26045                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.itb.walker        64124                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst      2884943                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data      1137577                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total        4086644                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.itb.walker        64124                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      2884943                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data      1137577                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total       4086644                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data   2855881374                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total   2855881374                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.054286                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.154822                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.054286                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.154822                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.itb.walker        64124                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 70364.463415                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 59872.473684                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 66994.163934                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.itb.walker        64124                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 70364.463415                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 59872.473684                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 66994.163934                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 109651.809330                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 109651.809330                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                             59                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data        39627                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total        39627                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data        29294                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total        29294                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data        14647                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total        14647                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 69                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    69                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data                5                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total                   5                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data       333666                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total         333666                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data             74                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total                74                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.067568                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.067568                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 66733.200000                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 66733.200000                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data            5                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total               5                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data       307817                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total       307817                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.067568                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.067568                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 61563.400000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 61563.400000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu.data        13027                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total        13027                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data   2855881374                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total   2855881374                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 219227.863207                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 219227.863207                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data            262                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total               264                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst           41                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data           14                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total              56                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.itb.walker        69264                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst      3096567                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data       901764                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total      4067595                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          276                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total           320                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.333333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.050725                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.175000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        69264                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 75526.024390                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 64411.714286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 72635.625000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst           41                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data           14                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total           56                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker        64124                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      2884943                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data       829760                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total      3778827                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.050725                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.175000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        64124                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 70364.463415                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 59268.571429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 67479.053571                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks               2                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                    2                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total                2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks            2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total              2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data        13018                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total        13018                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks          405                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total              405                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks          405                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total          405                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 32767.999996                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                     16768092                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      32829                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                     510.770721                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks              6                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker            5                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     2.005690                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst        55.266200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     32699.728106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.001687                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.997917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   39                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                32726                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                      12909                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                     12909                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        37.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        41.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      5.641211259566                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                5149                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 32                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                          61                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         39                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                        61                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       39                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      74.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                    61                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   39                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                      58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean             57                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     49.648766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     39.597980                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29                1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::85                1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                    3904                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 2496                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              200812.24547337                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              128388.15694199                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   19431818064                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                  194318180.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         2624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         2176                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 3292.004024153538                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 134972.164990295045                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 52672.064386456601                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 111928.136821220280                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           41                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data           19                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           39                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1532595                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data       544610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 63699745505573                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37380.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28663.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 1633326807835.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         2624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total           3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         2368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         2368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           41                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total              60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           37                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             37                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         3292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         134972                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data          59256                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total            197520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       134972                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        134972                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       121804                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           121804                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       121804                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         3292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        134972                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data         59256                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total           319324                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                   57                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  34                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 1027823                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                189924                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat            2024867                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18031.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35523.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  28                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 28                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            49.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           82.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples           37                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   160.864865                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   112.735115                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   166.360078                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127           21     56.76%     56.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191            6     16.22%     72.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255            4     10.81%     83.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511            3      8.11%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            2      5.41%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      2.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total           37                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                  3648                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               2176                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.187644                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.111928                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    93562.560000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    132682.905600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   222934.790400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  71411.424000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3459287935.118439                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 752793406.142410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 12112696950.412985                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  16325298883.353294                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   839.733588                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18521216831                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    873950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     46271270                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    15593.760000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    20731.704000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   16825.267200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  56377.440000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3459287935.118439                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 728429547.585610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 12131417203.315388                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  16319244214.190094                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   839.422150                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18550371697                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    873950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     17116404                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total              64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data             1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total                1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total               2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data            3292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total               3292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks         6584                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total              6584                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks         6584                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data           3292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total              9876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                     1                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0             1                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                    56250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                  15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat               83990                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 56250.00                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            83990.00                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.00                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.00                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.00                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples            1                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::stdev          nan                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0                1    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total            1                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples            1                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean           256                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean   256.000000                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev          nan                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257            1    100.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total            1                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                13027                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               13083                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               13018                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              13018                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            37                       # Transaction distribution (Count)
system.membus.transDist::WriteClean                 2                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                22                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  5                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq             56                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port        52084                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port          185                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        52275                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   52275                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port        26042                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port         6400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total        32454                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    32454                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              26108                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    26108    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                26108                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            44758624                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                7183                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy              323178                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           39401143                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            122                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq               13027                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp              13347                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq              13018                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp             13018                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty          442                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean                2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict               22                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                74                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               74                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           320                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        53289                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        77318                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                              59                       # Total snoops (Count)
system.tol3bus.snoopTraffic                      2368                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             26500                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   26500    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               26500                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  19441438101                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           13546440                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          17730212                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           801                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          407                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
