
---------- Begin Simulation Statistics ----------
final_tick                               1968408036500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98287                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702460                       # Number of bytes of host memory used
host_op_rate                                    98604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23962.83                       # Real time elapsed on the host
host_tick_rate                               82144224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355224007                       # Number of instructions simulated
sim_ops                                    2362832916                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.968408                       # Number of seconds simulated
sim_ticks                                1968408036500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.810159                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297410122                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338696714                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26841076                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463028603                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40140031                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40774486                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          634455                       # Number of indirect misses.
system.cpu0.branchPred.lookups              589463370                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3958382                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801866                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17417709                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555109018                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60407129                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       97947046                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225136636                       # Number of instructions committed
system.cpu0.commit.committedOps            2228943790                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3642635197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.611904                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.374766                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2572384524     70.62%     70.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    633353721     17.39%     88.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    151565847      4.16%     92.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146996113      4.04%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45728358      1.26%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15801404      0.43%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8494155      0.23%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7903946      0.22%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60407129      1.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3642635197                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44169255                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151227065                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691603196                       # Number of loads committed
system.cpu0.commit.membars                    7608896                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608902      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1239010369     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695405054     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264799933     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228943790                       # Class of committed instruction
system.cpu0.commit.refs                     960205015                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225136636                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228943790                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.766394                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.766394                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            704827102                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9436862                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           294359804                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2365534271                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1321065754                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1614187752                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17433909                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23826790                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10831294                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  589463370                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                401410458                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2346919424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10747401                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2408140196                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          130                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53714594                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149973                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1294568784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         337550153                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.612685                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3668345811                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.657503                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1981620687     54.02%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1242007810     33.86%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231852207      6.32%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168764076      4.60%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33089949      0.90%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6097009      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1106854      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     438      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806781      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3668345811                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      262122561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17651069                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567270498                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.588545                       # Inst execution rate
system.cpu0.iew.exec_refs                  1011042961                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278469303                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              579838249                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            730149798                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810809                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9923635                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280576544                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2326846959                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732573658                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10343451                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2313258523                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3772822                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8691197                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17433909                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16529886                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       228980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37557436                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       166846                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16428                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9031901                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38546602                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11974725                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16428                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2000542                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15650527                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1043209254                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296864899                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840673                       # average fanout of values written-back
system.cpu0.iew.wb_producers                876998313                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.584374                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2297068899                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2829231437                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1467969451                       # number of integer regfile writes
system.cpu0.ipc                              0.566125                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.566125                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611790      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278592994     55.03%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650326      0.80%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802442      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739727776     31.84%     88.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          275216593     11.84%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2323601974                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                90                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4793829                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002063                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 778388     16.24%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    50      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3391517     70.75%     86.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               623870     13.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2320783956                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8320634468                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296864847                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2424765056                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2315427058                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2323601974                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419901                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       97903166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           290990                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30467700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3668345811                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.633420                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858118                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2051626225     55.93%     55.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1088329357     29.67%     85.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          377609220     10.29%     95.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          130176409      3.55%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16725365      0.46%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1647260      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1550232      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             368146      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             313597      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3668345811                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.591177                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35692719                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8119334                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           730149798                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280576544                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3930468372                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6348044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              624726112                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421550978                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25766381                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1340683693                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23439610                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                78415                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2883087571                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2354350638                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1511849517                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1603241231                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              32459121                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17433909                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             82031643                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90298535                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2883087527                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        229223                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8823                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53257508                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8815                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5909081802                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4679537084                       # The number of ROB writes
system.cpu0.timesIdled                       40432009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.172797                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19567938                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23813158                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2267277                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         36687977                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            924618                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         935759                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11141                       # Number of indirect misses.
system.cpu1.branchPred.lookups               40073101                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47540                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1695945                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29521128                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2830976                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24217106                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130087371                       # Number of instructions committed
system.cpu1.commit.committedOps             133889126                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    682740708                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196105                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.860046                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    626107544     91.71%     91.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28310707      4.15%     95.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9570660      1.40%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9060990      1.33%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2090525      0.31%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       814359      0.12%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3512203      0.51%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       442744      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2830976      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    682740708                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457653                       # Number of function calls committed.
system.cpu1.commit.int_insts                125293017                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36893179                       # Number of loads committed
system.cpu1.commit.membars                    7603267                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603267      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77465445     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694755     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8125515      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133889126                       # Class of committed instruction
system.cpu1.commit.refs                      48820282                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130087371                       # Number of Instructions Simulated
system.cpu1.committedOps                    133889126                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.303444                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.303444                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            591670387                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               589291                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17979530                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             166213050                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                25464331                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 59313102                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1697095                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1267073                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8800705                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   40073101                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 26561981                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    655715698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               356239                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     182498372                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4536854                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058084                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28961494                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          20492556                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.264524                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         686945620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.273571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.733687                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               574266546     83.60%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65366927      9.52%     93.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28875799      4.20%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11858840      1.73%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4675378      0.68%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  881956      0.13%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1019767      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     397      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           686945620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2965471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1801702                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                32425555                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210581                       # Inst execution rate
system.cpu1.iew.exec_refs                    51934073                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12369607                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              507940647                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43476263                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4437494                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2010372                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14037035                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          158092375                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39564466                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1402153                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145281873                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3905446                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4124325                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1697095                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12347334                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        60110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1081238                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        39792                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1350                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4109                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6583084                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2109932                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1350                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       499427                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1302275                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82720919                       # num instructions consuming a value
system.cpu1.iew.wb_count                    144165759                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.836378                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69185936                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208963                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     144217654                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180977740                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96390963                       # number of integer regfile writes
system.cpu1.ipc                              0.188557                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.188557                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603374      5.18%      5.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86792674     59.17%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43668632     29.77%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8619201      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146684026                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4084833                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027848                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 628566     15.39%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3078423     75.36%     90.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               377840      9.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143165469                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         984677977                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    144165747                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        182296754                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 144781161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146684026                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13311214                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24203248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           279500                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1905814                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14367421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    686945620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213531                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.667592                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          595092811     86.63%     86.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           60827122      8.85%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17860729      2.60%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6248762      0.91%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4896639      0.71%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             836330      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             830853      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             183156      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             169218      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      686945620                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212613                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         27218804                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2928629                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43476263                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14037035                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       689911091                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3246887073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              544653411                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89338819                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24118586                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29117286                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5010822                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                53552                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            202810970                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             162834753                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          109259248                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 61711036                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18812429                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1697095                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49737721                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19920429                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       202810958                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29071                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               691                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48823696                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           692                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   838015691                       # The number of ROB reads
system.cpu1.rob.rob_writes                  320425016                       # The number of ROB writes
system.cpu1.timesIdled                          57431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7989594                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1074113                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9707859                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              12612                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2702231                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11959748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23783452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       747571                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       178401                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92990020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6898173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185971593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7076574                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7174859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5519077                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6304501                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4783679                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4783673                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7174859                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           737                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35741975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35741975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1118566976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1118566976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11959865                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11959865    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11959865                       # Request fanout histogram
system.membus.respLayer1.occupancy        62940000006                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48754829114                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       396753250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   628455577.581775                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1679684500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1965234010500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3174026000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347876814                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347876814                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347876814                       # number of overall hits
system.cpu0.icache.overall_hits::total      347876814                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53533643                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53533643                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53533643                       # number of overall misses
system.cpu0.icache.overall_misses::total     53533643                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 684846573995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 684846573995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 684846573995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 684846573995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    401410457                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    401410457                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    401410457                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    401410457                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133364                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133364                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12792.825887                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12792.825887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12792.825887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12792.825887                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2585                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.932432                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47867892                       # number of writebacks
system.cpu0.icache.writebacks::total         47867892                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5665718                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5665718                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5665718                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5665718                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47867925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47867925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47867925                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47867925                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 588703589996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 588703589996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 588703589996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 588703589996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119249                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119249                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119249                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119249                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12298.498211                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12298.498211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12298.498211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12298.498211                       # average overall mshr miss latency
system.cpu0.icache.replacements              47867892                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347876814                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347876814                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53533643                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53533643                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 684846573995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 684846573995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    401410457                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    401410457                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12792.825887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12792.825887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5665718                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5665718                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47867925                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47867925                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 588703589996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 588703589996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119249                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119249                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12298.498211                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12298.498211                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          395743324                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47867892                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.267407                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        850688838                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       850688838                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    892147780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       892147780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    892147780                       # number of overall hits
system.cpu0.dcache.overall_hits::total      892147780                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57661068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57661068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57661068                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57661068                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1845265208514                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1845265208514                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1845265208514                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1845265208514                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949808848                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949808848                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949808848                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949808848                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060708                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060708                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060708                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060708                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32001.925606                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32001.925606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32001.925606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32001.925606                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13117247                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1587407                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           248670                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16242                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.749616                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.734700                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41405289                       # number of writebacks
system.cpu0.dcache.writebacks::total         41405289                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17713563                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17713563                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17713563                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17713563                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39947505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39947505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39947505                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39947505                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 821095572641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 821095572641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 821095572641                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 821095572641                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042058                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042058                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042058                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042058                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20554.364350                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20554.364350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20554.364350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20554.364350                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41405289                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    640160542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      640160542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44854225                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44854225                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1233349334000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1233349334000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    685014767                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    685014767                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27496.837455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27496.837455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9808167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9808167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35046058                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35046058                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 623985814000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 623985814000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051161                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051161                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17804.736099                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17804.736099                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    251987238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     251987238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12806843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12806843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 611915874514                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 611915874514                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264794081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264794081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048365                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048365                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47780.383855                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47780.383855                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7905396                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7905396                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4901447                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4901447                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 197109758641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 197109758641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40214.605736                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40214.605736                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3201                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3201                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16625000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16625000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6071.950329                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6071.950329                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56346.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56346.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       678500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       678500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4778.169014                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4778.169014                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       536500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       536500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024187                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024187                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3778.169014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3778.169014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336683                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336683                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465183                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465183                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133365907000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133365907000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385385                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385385                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91023.378650                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91023.378650                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465183                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465183                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 131900724000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 131900724000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385385                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385385                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90023.378650                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90023.378650                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994809                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          935906164                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41412460                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.599627                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994809                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999838                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1948657540                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1948657540                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47727793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37319556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47229                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              714895                       # number of demand (read+write) hits
system.l2.demand_hits::total                 85809473                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47727793                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37319556                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47229                       # number of overall hits
system.l2.overall_hits::.cpu1.data             714895                       # number of overall hits
system.l2.overall_hits::total                85809473                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            140130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4084594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2922941                       # number of demand (read+write) misses
system.l2.demand_misses::total                7165901                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           140130                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4084594                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18236                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2922941                       # number of overall misses
system.l2.overall_misses::total               7165901                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12400313477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 421750991853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1783214476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 305606492842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     741541012648                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12400313477                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 421750991853                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1783214476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 305606492842                       # number of overall miss cycles
system.l2.overall_miss_latency::total    741541012648                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47867923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41404150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3637836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92975374                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47867923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41404150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3637836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92975374                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.278561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.803483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.278561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.803483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077073                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88491.497017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103254.079072                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97785.395701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104554.451438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103481.894691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88491.497017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103254.079072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97785.395701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104554.451438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103481.894691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             356655                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7633                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.725403                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3776673                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5519078                       # number of writebacks
system.l2.writebacks::total                   5519078                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          93631                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              116509                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         93631                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             116509                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       139944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3990963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2900496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7049392                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       139944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3990963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2900496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5003698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12053090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10989251479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 374915295949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1587578476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 274726416402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 662218542306                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10989251479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 374915295949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1587578476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 274726416402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 471342505381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1133561047687                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.274788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.797314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.274788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.797314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129637                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78526.063847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93941.060328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88252.736450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94717.047154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93939.809604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78526.063847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93941.060328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88252.736450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94717.047154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94198.831620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94047.339536                       # average overall mshr miss latency
system.l2.replacements                       18797318                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9403368                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9403368                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9403368                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9403368                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83200863                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83200863                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83200863                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83200863                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5003698                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5003698                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 471342505381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 471342505381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94198.831620                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94198.831620                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       237000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       449500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         9875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        10625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10215.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       480000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       395000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       875000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19886.363636                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       163500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20437.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3627991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           358497                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3986488                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2730606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2112347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4842953                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 278193162247                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 217729225803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  495922388050                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6358597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8829441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.429435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.854909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101879.642192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103074.554419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102400.826118                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46792                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13318                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60110                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2683814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2099029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4782843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 247487327783                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195516439830                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 443003767613                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.422076                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.541693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92214.783805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93146.135585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92623.522790                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47727793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47775022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       140130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           158366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12400313477                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1783214476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14183527953                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47867923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47933388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.278561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88491.497017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97785.395701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89561.698553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          186                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          247                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       139944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17989                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       157933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10989251479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1587578476                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12576829955                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.274788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78526.063847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88252.736450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79633.958419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33691565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       356398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34047963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1353988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       810594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2164582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 143557829606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  87877267039                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 231435096645                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35045553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1166992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36212545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.694601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106025.924606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108410.951770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106919.071047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46839                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55966                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1307149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       801467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2108616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 127427968166                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  79209976572                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 206637944738                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.686780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97485.419157                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98831.238931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97996.953802                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          488                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               525                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          778                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           79                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             857                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9085996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       545497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9631493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1266                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1382                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.614534                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.681034                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.620116                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11678.658098                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6905.025316                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11238.614936                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          122                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          662                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          735                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13137491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1531737                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14669228                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.522907                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.629310                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.531838                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19845.152568                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20982.698630                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19958.133333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999941                       # Cycle average of tags in use
system.l2.tags.total_refs                   190372679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18797963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.127304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.197608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.861217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.249959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.774070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.894138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.393713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.075957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1503446555                       # Number of tag accesses
system.l2.tags.data_accesses               1503446555                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8956352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     255475904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1151296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     185645248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    314117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          765346048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8956352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1151296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10107648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    353220928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       353220928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         139943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3991811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2900707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4908082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11958532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5519077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5519077                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4550048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129788082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           584887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94312381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    159579336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             388814734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4550048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       584887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5134935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179444974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179444974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179444974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4550048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129788082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          584887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94312381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    159579336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568259708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5500475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    139943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3928731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2840853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4900206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016980969250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23798943                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5179399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11958532                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5519077                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11958532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5519077                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 130810                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18602                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            587054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            598782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            722038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1805289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            750057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            722838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            750132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            695446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            674153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            678286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           776672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           613423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           634254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           625194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           593060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           601044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            342446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            421318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            394372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            412377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            386228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            368009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            379716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           322191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           307887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           295848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289650                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 463142958297                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59138610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            684912745797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39157.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57907.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7342235                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2907764                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11958532                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5519077                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4142683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2464272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  885457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  653144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  560900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  482832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  421608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  374247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  328382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  286208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 277637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 355503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 189142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 132882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 104437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  80203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  55816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  27793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 261236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 323404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 338106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 340189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 342258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 351742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 353783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 357219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 363971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 354209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 350258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 346905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 340800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 339543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 343556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     42                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7078160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.679264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.602881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.332589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4723851     66.74%     66.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1360834     19.23%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       286360      4.05%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       144942      2.05%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109786      1.55%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88616      1.25%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        70895      1.00%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51538      0.73%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       241338      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7078160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.277232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.690366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    445.580821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335274    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.405573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.376873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           279116     83.25%     83.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8034      2.40%     85.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29183      8.70%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12059      3.60%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3977      1.19%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1525      0.45%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              681      0.20%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              324      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              174      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               94      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               50      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              756974208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8371840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352028416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               765346048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            353220928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       384.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    388.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1968408018500                       # Total gap between requests
system.mem_ctrls.avgGap                     112624.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8956352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    251438784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1151296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    181814592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    313613184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352028416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4550048.482795858756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 127737125.300036847591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 584886.862201143987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92366312.587954118848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 159323259.296193182468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178839147.916677385569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       139943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3991811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2900707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4908082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5519077                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5191916408                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 209225399189                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    830543005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 154468191973                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 315196695222                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47013626346793                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37100.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52413.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46169.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53251.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64219.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8518385.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24411660000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12975093615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37100054040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13761700020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155384065200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     357552011670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     454772255520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1055956840065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.452209                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1177787135104                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65729300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 724891601396                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26126452380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13886523585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47349881040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14950617660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155384065200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     572947728210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     273386388960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1104031657035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.875406                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 703798651602                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65729300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1198880084898                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18873417313.953487                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89869992631.286179                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        81500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 697008622500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   345294147500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1623113889000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     26489805                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26489805                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     26489805                       # number of overall hits
system.cpu1.icache.overall_hits::total       26489805                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72176                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72176                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72176                       # number of overall misses
system.cpu1.icache.overall_misses::total        72176                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2655480500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2655480500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2655480500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2655480500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     26561981                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26561981                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     26561981                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26561981                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002717                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002717                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002717                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002717                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36791.738251                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36791.738251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36791.738251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36791.738251                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          290                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          290                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65433                       # number of writebacks
system.cpu1.icache.writebacks::total            65433                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6711                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6711                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6711                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6711                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65465                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65465                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65465                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65465                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2415569500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2415569500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2415569500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2415569500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002465                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002465                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002465                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002465                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36898.640495                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36898.640495                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36898.640495                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36898.640495                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65433                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     26489805                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26489805                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72176                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72176                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2655480500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2655480500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     26561981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26561981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36791.738251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36791.738251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6711                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6711                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65465                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65465                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2415569500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2415569500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36898.640495                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36898.640495                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994475                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26222493                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65433                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           400.753335                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338659000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994475                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         53189427                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        53189427                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37293913                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37293913                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37293913                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37293913                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9087145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9087145                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9087145                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9087145                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 806773541638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 806773541638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 806773541638                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 806773541638                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46381058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46381058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46381058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46381058                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195924                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195924                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195924                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195924                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88781.849705                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88781.849705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88781.849705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88781.849705                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4616649                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1027806                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            59298                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10928                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.855054                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.052526                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3638054                       # number of writebacks
system.cpu1.dcache.writebacks::total          3638054                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6788061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6788061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6788061                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6788061                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2299084                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2299084                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2299084                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2299084                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202524838795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202524838795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202524838795                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202524838795                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049569                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049569                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049569                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049569                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88089.360282                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88089.360282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88089.360282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88089.360282                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3638054                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32982144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32982144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5273837                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5273837                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 433428698000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 433428698000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38255981                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38255981                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137857                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137857                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82184.697403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82184.697403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4106608                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4106608                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1167229                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1167229                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  94326640000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  94326640000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030511                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030511                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80812.454111                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80812.454111                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4311769                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4311769                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3813308                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3813308                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 373344843638                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 373344843638                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8125077                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8125077                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.469326                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.469326                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97905.766762                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97905.766762                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2681453                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2681453                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131855                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131855                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 108198198795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 108198198795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139304                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139304                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95593.692474                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95593.692474                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6568000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6568000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331959                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331959                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40795.031056                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40795.031056                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2859500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2859500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103093                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103093                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        57190                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57190                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       729000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       729000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.272931                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.272931                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5975.409836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5975.409836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       610000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       610000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.268456                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.268456                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5083.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5083.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455422                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455422                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119611541000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119611541000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354104                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354104                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88854.277445                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88854.277445                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118265387000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118265387000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354104                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354104                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87854.277445                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87854.277445                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.822778                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43393004                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3645128                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.904384                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338670500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.822778                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.963212                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963212                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104012286                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104012286                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1968408036500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84146643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14922446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83573292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13278240                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9045426                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            605                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8843009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8843009                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47933390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36213254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143603739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124223585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       196363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10921444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278945131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6127092096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5299804096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8377472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465656576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11900930240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27857558                       # Total snoops (count)
system.tol2bus.snoopTraffic                 354135040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        120836080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254876                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              113000263     93.52%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7654831      6.33%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 180406      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    580      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          120836080                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185964062033                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62122315133                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71880762925                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5470063836                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98435019                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3020                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2182630555000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 666196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710316                       # Number of bytes of host memory used
host_op_rate                                   668302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4070.41                       # Real time elapsed on the host
host_tick_rate                               52629165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711694832                       # Number of instructions simulated
sim_ops                                    2720264134                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.214223                       # Number of seconds simulated
sim_ticks                                214222518500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.678657                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39448310                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42564611                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7261639                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71846493                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             50438                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          66408                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15970                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77629626                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11018                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9840                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5454340                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38570360                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11187346                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1376311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      112910605                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181704791                       # Number of instructions committed
system.cpu0.commit.committedOps             182385832                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    393656524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.463312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.539587                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    333221224     84.65%     84.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32136671      8.16%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6585236      1.67%     94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4672988      1.19%     95.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1472505      0.37%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       886377      0.23%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1220187      0.31%     96.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2273990      0.58%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11187346      2.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    393656524                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               90115                       # Number of function calls committed.
system.cpu0.commit.int_insts                178818590                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42081275                       # Number of loads committed
system.cpu0.commit.membars                    1024628                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025393      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133567270     73.23%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7602      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42090487     23.08%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5689239      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182385832                       # Class of committed instruction
system.cpu0.commit.refs                      47780690                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181704791                       # Number of Instructions Simulated
system.cpu0.committedOps                    182385832                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.342495                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.342495                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            209641963                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1815532                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34261836                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             322619898                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32550365                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                159991366                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5456562                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5478092                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6300707                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77629626                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22375164                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    378138852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               278339                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          680                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     367906943                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14527722                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.182382                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28537512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39498748                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.864357                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         413940963                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.895078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.015657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               181831890     43.93%     43.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130990858     31.64%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73568817     17.77%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22855420      5.52%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1840201      0.44%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1653706      0.40%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  655397      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  104281      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  440393      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           413940963                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3097                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       11701535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5925882                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52736596                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.607289                       # Inst execution rate
system.cpu0.iew.exec_refs                    73377058                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5833150                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              113627800                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68895398                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            626320                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3523217                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6149246                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295141637                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67543908                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6060263                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            258487910                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1148451                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12406120                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5456562                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14511654                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1436224                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           93504                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          274                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26814123                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       449831                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           471                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1870089                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4055793                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                195679339                       # num instructions consuming a value
system.cpu0.iew.wb_count                    245669533                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796910                       # average fanout of values written-back
system.cpu0.iew.wb_producers                155938872                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.577173                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     246275787                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               331577371                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187120869                       # number of integer regfile writes
system.cpu0.ipc                              0.426895                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.426895                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027230      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            187960442     71.05%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7981      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2274      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69718245     26.35%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5828324      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            677      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             264548173                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3696                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7373                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3628                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3653                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3190583                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012060                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1932220     60.56%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    54      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     50      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1209539     37.91%     98.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48701      1.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             266707830                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         947228199                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    245665905                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        407894241                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293175742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                264548173                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1965895                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      112755807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1007680                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        589584                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56834235                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    413940963                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.639096                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.205172                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          279656668     67.56%     67.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69475244     16.78%     84.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31808334      7.68%     92.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15172083      3.67%     95.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10523472      2.54%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2451943      0.59%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2674219      0.65%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1890905      0.46%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             288095      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      413940963                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.621527                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1126379                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           57019                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68895398                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6149246                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5791                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       425642498                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2802555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              149771198                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137489407                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4159689                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40688310                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24364127                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1301162                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            399880465                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             310626175                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          238479225                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155801743                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2278092                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5456562                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34053825                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100989822                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3103                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       399877362                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      28169325                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            640487                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21310223                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        640490                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   677745049                       # The number of ROB reads
system.cpu0.rob.rob_writes                  610935249                       # The number of ROB writes
system.cpu0.timesIdled                         123650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1837                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.801349                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37474019                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38712290                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6758012                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67518971                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26523                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          32906                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6383                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73047594                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1681                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8896                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5150332                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36954503                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11103545                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      111538545                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174766034                       # Number of instructions committed
system.cpu1.commit.committedOps             175045386                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    363655937                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.481349                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.582966                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    307277955     84.50%     84.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29715721      8.17%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5607572      1.54%     94.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4317974      1.19%     95.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1411717      0.39%     95.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       834462      0.23%     96.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1195876      0.33%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2191115      0.60%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11103545      3.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    363655937                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37123                       # Number of function calls committed.
system.cpu1.commit.int_insts                172109162                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40459266                       # Number of loads committed
system.cpu1.commit.membars                     422363                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422363      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129368986     73.91%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40468162     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4785176      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175045386                       # Class of committed instruction
system.cpu1.commit.refs                      45253338                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174766034                       # Number of Instructions Simulated
system.cpu1.committedOps                    175045386                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.208692                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.208692                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            187455357                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1615566                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33421046                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             312990398                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28819617                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156070263                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5151389                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5120939                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6068337                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73047594                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20015011                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    353001253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               233924                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     350555769                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13518138                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.189240                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23804582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37500542                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.908165                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         383564963                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.916051                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.983594                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               160790524     41.92%     41.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126209047     32.90%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                70930163     18.49%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21918267      5.71%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1733913      0.45%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1592298      0.42%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  215900      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   50395      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  124456      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           383564963                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2439408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5619559                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51057420                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.649412                       # Inst execution rate
system.cpu1.iew.exec_refs                    70462453                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4922591                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              113835209                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             66790401                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            199101                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3488631                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5011003                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          286438417                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65539862                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6032340                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            250675922                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1150587                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10629661                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5151389                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12742145                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1397150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           85716                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26331135                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       216931                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           205                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1834871                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3784688                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                191608298                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238081237                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795830                       # average fanout of values written-back
system.cpu1.iew.wb_producers                152487554                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.616784                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     238682176                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               321244595                       # number of integer regfile reads
system.cpu1.int_regfile_writes              182491989                       # number of integer regfile writes
system.cpu1.ipc                              0.452757                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.452757                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423262      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            183679937     71.55%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 322      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67687635     26.37%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4916724      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             256708262                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3120713                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012157                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1937440     62.08%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1180776     37.84%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2497      0.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             259405713                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         901101346                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238081237                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        397831647                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 285748214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                256708262                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             690203                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      111393031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           999146                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        119828                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     55937124                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    383564963                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.669269                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.233320                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          254889219     66.45%     66.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65117129     16.98%     83.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31227301      8.14%     91.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14737946      3.84%     95.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10356794      2.70%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2392961      0.62%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2660407      0.69%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1897378      0.49%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             285828      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      383564963                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.665040                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           738616                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           60555                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            66790401                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5011003                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    899                       # number of misc regfile reads
system.cpu1.numCycles                       386004371                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    42348160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              148157743                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133043948                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4186870                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36626450                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              23488522                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1317046                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            388216779                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             301715746                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          233199216                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                151987911                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                841325                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5151389                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31567552                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               100155268                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       388216779                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10073918                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            182057                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20395461                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        182097                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   639130473                       # The number of ROB reads
system.cpu1.rob.rob_writes                  593135106                       # The number of ROB writes
system.cpu1.timesIdled                          24385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3697307                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1363791                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6290664                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6544                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1250836                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10012856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19460400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1294291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       384107                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11182605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6650053                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22364737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7034160                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9687196                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       835317                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8612461                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           110368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3488                       # Transaction distribution
system.membus.trans_dist::ReadExReq            210370                       # Transaction distribution
system.membus.trans_dist::ReadExResp           210000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9687197                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1199                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29357596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29357596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    686880832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               686880832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           101920                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10012622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10012622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10012622                       # Request fanout histogram
system.membus.respLayer1.occupancy        51644460694                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24846212298                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   214222518500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   214222518500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                508                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5517340.551181                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17215417.292316                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          254    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    207814000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   212821114000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1401404500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22246328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22246328                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22246328                       # number of overall hits
system.cpu0.icache.overall_hits::total       22246328                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128835                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128835                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128835                       # number of overall misses
system.cpu0.icache.overall_misses::total       128835                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8926046477                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8926046477                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8926046477                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8926046477                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22375163                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22375163                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22375163                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22375163                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005758                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005758                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005758                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005758                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69282.776241                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69282.776241                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69282.776241                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69282.776241                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        38980                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              442                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    88.190045                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119265                       # number of writebacks
system.cpu0.icache.writebacks::total           119265                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9569                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9569                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9569                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9569                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119266                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119266                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119266                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119266                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8271071477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8271071477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8271071477                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8271071477                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005330                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005330                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005330                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005330                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69349.785161                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69349.785161                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69349.785161                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69349.785161                       # average overall mshr miss latency
system.cpu0.icache.replacements                119265                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22246328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22246328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128835                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128835                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8926046477                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8926046477                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22375163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22375163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69282.776241                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69282.776241                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9569                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9569                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119266                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119266                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8271071477                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8271071477                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69349.785161                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69349.785161                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22367007                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119297                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           187.490105                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44869591                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44869591                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44767959                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44767959                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44767959                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44767959                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20791593                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20791593                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20791593                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20791593                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1343097956085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1343097956085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1343097956085                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1343097956085                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65559552                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65559552                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65559552                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65559552                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.317141                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.317141                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.317141                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.317141                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64598.126564                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64598.126564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64598.126564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64598.126564                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     62093213                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        67656                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1534357                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            976                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.468557                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.319672                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5565267                       # number of writebacks
system.cpu0.dcache.writebacks::total          5565267                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15090420                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15090420                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15090420                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15090420                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5701173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5701173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5701173                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5701173                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 385633336372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 385633336372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 385633336372                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 385633336372                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086962                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086962                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086962                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086962                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67641.051477                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67641.051477                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67641.051477                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67641.051477                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5565185                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     41000402                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41000402                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19208815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19208815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1234332303000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1234332303000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60209217                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60209217                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.319034                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.319034                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64258.638703                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64258.638703                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13801375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13801375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5407440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5407440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 369784315500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 369784315500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68384.358495                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68384.358495                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3767557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3767557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1582778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1582778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 108765653085                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 108765653085                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5350335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5350335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.295828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.295828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68718.198689                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68718.198689                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1289045                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1289045                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       293733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       293733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15849020872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15849020872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054900                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054900                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53957.236238                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53957.236238                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1563                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1563                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     52483000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     52483000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       340028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       340028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33578.374920                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33578.374920                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1045                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1045                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          518                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          518                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     11400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     11400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001523                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001523                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22007.722008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22007.722008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336882                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336882                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2319                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2319                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006837                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006837                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8472.186287                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8472.186287                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2276                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2276                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17382000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17382000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006710                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006710                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7637.082601                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7637.082601                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       133000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       133000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2557                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2557                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7283                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7283                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    360637999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    360637999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9840                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9840                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.740142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.740142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 49517.780997                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 49517.780997                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    353354999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    353354999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.740142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.740142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 48517.780997                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 48517.780997                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.936657                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51167897                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5649971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.056311                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.936657                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998021                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998021                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138147181                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138147181                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1664203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1572315                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3265399                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23320                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1664203                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5561                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1572315                       # number of overall hits
system.l2.overall_hits::total                 3265399                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95945                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3894444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3752257                       # number of demand (read+write) misses
system.l2.demand_misses::total                7761444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95945                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3894444                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18798                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3752257                       # number of overall misses
system.l2.overall_misses::total               7761444                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7822970495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 353442833771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1626993987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 338622430266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     701515228519                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7822970495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 353442833771                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1626993987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 338622430266                       # number of overall miss cycles
system.l2.overall_miss_latency::total    701515228519                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119265                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5558647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5324572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11026843                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119265                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5558647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5324572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11026843                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.804469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.700610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.771707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.704706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.703868                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.804469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.700610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.771707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.704706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.703868                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81535.989317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90755.659542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86551.440951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90244.999281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90384.627979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81535.989317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90755.659542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86551.440951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90244.999281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90384.627979                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              81750                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2578                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.710628                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1598808                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              835316                       # number of writebacks
system.l2.writebacks::total                    835316                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            556                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          48675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              112435                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           556                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         48675                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             112435                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3833261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3703582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7649009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3833261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3703582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2295953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9944962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6748018496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 311409105856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1412780494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 298824636869                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 618394541715                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6748018496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 311409105856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1412780494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 298824636869                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 191930764059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 810325305774                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.787524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.689603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.748881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.695564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.693672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.787524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.689603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.748881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.695564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901887                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71845.518675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81238.690988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77446.578994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80685.303274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80846.360844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71845.518675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81238.690988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77446.578994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80685.303274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83595.249580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81480.985626                       # average overall mshr miss latency
system.l2.replacements                       16424460                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1223072                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1223072                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1223072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1223072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8670676                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8670676                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8670676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8670676                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2295953                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2295953                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 191930764059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 191930764059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83595.249580                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83595.249580                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6346                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            6445                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12791                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5806                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5957                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              11763                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11402500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10123000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21525500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12402                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24554                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.477781                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.480326                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.479067                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1963.916638                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1699.345308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1829.932840                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5806                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5957                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         11763                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    116557967                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    119345460                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    235903427                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.477781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.480326                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.479067                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20075.433517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20034.490515                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20054.699226                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           362                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                457                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          242                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              399                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3895500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1035000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4930500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          604                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            856                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.400662                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.623016                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.466121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16097.107438                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6592.356688                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12357.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          242                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          157                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          399                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4888000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3157000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8045000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.400662                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.623016                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.466121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20198.347107                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20108.280255                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20162.907268                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            82488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            55401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                137889                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         132095                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          92907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              225002                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13974568967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9678518466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23653087433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       148308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            362891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.615589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.626446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.620026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105791.808676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104174.265298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105123.898601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        11256                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3942                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       120839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        88965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         209804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11874846973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8517604969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20392451942                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.563134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.599866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.578146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98269.987115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95741.077604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97197.631799                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95945                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           114743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7822970495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1626993987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9449964482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.804469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.771707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.798912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81535.989317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86551.440951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82357.655648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2021                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          556                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2577                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       112166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6748018496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1412780494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8160798990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.787524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.748881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71845.518675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77446.578994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72756.441257                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1581715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1516914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3098629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3762349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3659350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7421699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 339468264804                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 328943911800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 668412176604                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5344064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5176264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10520328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.704024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.706948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90227.744636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89891.350049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90061.881599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        49927                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        44733                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        94660                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3712422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3614617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7327039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 299534258883                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 290307031900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 589841290783                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.694681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.698306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.696465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80684.323841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80314.742032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80501.999619                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2861                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2898                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1623                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1652                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     36376995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       399499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36776494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4550                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.361954                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.439394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.363077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22413.428835                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13775.827586                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22261.800242                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          467                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          473                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1179                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22759479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       460998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23220477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.257806                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.348485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.259121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19688.130623                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20043.391304                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19695.061069                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998982                       # Cycle average of tags in use
system.l2.tags.total_refs                    23073651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16427875                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.404543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.607054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.905851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.531078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.155643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.786222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.013133                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.384485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.227048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.215410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.156455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 184032731                       # Number of tag accesses
system.l2.tags.data_accesses                184032731                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6011136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     245362112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1167488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     237044736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    143835072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          633420544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6011136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1167488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7178624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53460288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53460288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3833783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3703824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2247423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9897196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       835317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             835317                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         28060243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1145360972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5449885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1106535100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    671428349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2956834550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     28060243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5449885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33510128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249554941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249554941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249554941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        28060243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1145360972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5449885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1106535100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    671428349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3206389491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    806365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3808044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3681364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2222825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000982526500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18044657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             760514                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9897197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     835317                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9897197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   835317                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  72797                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28952                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            336162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            364237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            513109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            672319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            656987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1416718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1509469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1131655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            545531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            359843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           527401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           375231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           355357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           357232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           349878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             44991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             52950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45186                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 238096679464                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49122000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            422304179464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24235.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42985.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8041737                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  733837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9897197                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               835317                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2221592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2317780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1683298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1117731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  709510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  459007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  317492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  235867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  179321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  140171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 119122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 130391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  70647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  44964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  22499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  49436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  50851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  51375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  52412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  50688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  50584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  50332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1855190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    366.738122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.723849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.432270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       630577     33.99%     33.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       457183     24.64%     58.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       132911      7.16%     65.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        86436      4.66%     70.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63776      3.44%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        48906      2.64%     76.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40158      2.16%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34805      1.88%     80.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       360438     19.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1855190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     199.572430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    116.286194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    353.574671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         45450     92.33%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3525      7.16%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          173      0.35%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           27      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49227                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.380645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.350867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.059858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41829     84.97%     84.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1067      2.17%     87.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3713      7.54%     94.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1458      2.96%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              613      1.25%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              251      0.51%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              146      0.30%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               74      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49227                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              628761600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4659008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51607680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               633420608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53460288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2935.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2956.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  214222490000                       # Total gap between requests
system.mem_ctrls.avgGap                      19960.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6011200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    243714816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1167488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    235607296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    142260800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51607680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 28060542.104027222842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1137671322.821274757385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5449884.578777370974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1099825068.110194921494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 664079579.477075457573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240906886.733291774988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3833783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3703824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2247423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       835317                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2867754960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 152626553703                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    656917868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 145431101718                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 120721851215                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5284697949804                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30532.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39810.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36011.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39265.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53715.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6326577.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4527559680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2406443655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23017532160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2003582160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16910590320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90812169720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5788040640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       145465918335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        679.041211                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13835750221                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7153380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 193233388279                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8718539760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4634002395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47128683840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2205669240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16910590320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      93023660280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3925732800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       176546878635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        824.128480                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8981376184                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7153380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 198087762316                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                898                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    47156794.444444                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   179705501.674879                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          450    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2077790500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   193001961000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21220557500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19988686                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19988686                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19988686                       # number of overall hits
system.cpu1.icache.overall_hits::total       19988686                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26324                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26324                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26324                       # number of overall misses
system.cpu1.icache.overall_misses::total        26324                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1880237500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1880237500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1880237500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1880237500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20015010                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20015010                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20015010                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20015010                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001315                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001315                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001315                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001315                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71426.739857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71426.739857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71426.739857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71426.739857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          509                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          369                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.272727                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          369                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24359                       # number of writebacks
system.cpu1.icache.writebacks::total            24359                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1965                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1965                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1965                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1965                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24359                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24359                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24359                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24359                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1729456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1729456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1729456500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1729456500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001217                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001217                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001217                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001217                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70998.665791                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70998.665791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70998.665791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70998.665791                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24359                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19988686                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19988686                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1880237500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1880237500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20015010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20015010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001315                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001315                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71426.739857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71426.739857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1965                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1965                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24359                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24359                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1729456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1729456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70998.665791                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70998.665791                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20345822                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24391                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           834.152843                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40054379                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40054379                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43073562                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43073562                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43073562                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43073562                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20144895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20144895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20144895                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20144895                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1302981137726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1302981137726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1302981137726                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1302981137726                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63218457                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63218457                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63218457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63218457                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.318655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.318655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.318655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.318655                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64680.463101                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64680.463101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64680.463101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64680.463101                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     59786928                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        71216                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1482417                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1066                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.330709                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.806754                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5323961                       # number of writebacks
system.cpu1.dcache.writebacks::total          5323961                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     14683202                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14683202                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     14683202                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14683202                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5461693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5461693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5461693                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5461693                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 369281972273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 369281972273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 369281972273                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 369281972273                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086394                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086394                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086394                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67613.095843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67613.095843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67613.095843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67613.095843                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5323865                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39653604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39653604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     18917894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18917894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1215093080000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1215093080000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58571498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58571498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.322988                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.322988                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64229.828119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64229.828119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13678945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13678945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5238949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5238949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 358232552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 358232552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68378.705729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68378.705729                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3419958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3419958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1227001                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1227001                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  87888057726                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  87888057726                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4646959                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4646959                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.264044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.264044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71628.350528                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71628.350528                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1004257                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1004257                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       222744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       222744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11049420273                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11049420273                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047933                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047933                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 49605.916536                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49605.916536                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          820                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          820                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44394000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44394000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005921                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005921                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54139.024390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54139.024390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          326                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          326                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          494                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          494                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23928000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23928000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 48437.246964                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48437.246964                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136440                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136440                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1738                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1738                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12180000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12180000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.012578                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012578                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7008.055236                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7008.055236                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1696                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1696                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10500000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10500000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.012274                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012274                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6191.037736                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6191.037736                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       230000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       230000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       214000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       214000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1718                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1718                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7178                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7178                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    361244499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    361244499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8896                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8896                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.806879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.806879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 50326.622875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 50326.622875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7178                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7178                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    354066499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    354066499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.806879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.806879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 49326.622875                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 49326.622875                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.554967                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48833397                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5410508                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.025658                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.554967                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986093                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986093                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132418542                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132418542                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 214222518500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10791437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2058388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9809514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15589144                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4009076                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          123015                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3945                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         126960                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143624                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10647813                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4550                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       357795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16854887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16134821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33420580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15265920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    711922496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3117952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    681497600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1411803968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20707924                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64521856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31765258                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.278905                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.474659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23289888     73.32%     73.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8091263     25.47%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 384107      1.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31765258                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22221920042                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8524340268                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         179931428                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8169185446                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36859357                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12009                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
