--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml FX3_SLAVE_TOP.twx FX3_SLAVE_TOP.ncd -o
FX3_SLAVE_TOP.twr FX3_SLAVE_TOP.pcf -ucf constraints.ucf

Design file:              FX3_SLAVE_TOP.ncd
Physical constraint file: FX3_SLAVE_TOP.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
GPIFII_FLAGA|    2.400(R)|      SLOW  |   -1.277(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_FLAGB|    2.315(R)|      SLOW  |   -1.269(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
RESET       |    4.406(R)|      SLOW  |   -2.420(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Clock CLOCK to Pad
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
GPIFII_ADDR<0>|        10.038(R)|      SLOW  |         5.709(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_ADDR<1>|        11.553(R)|      SLOW  |         6.784(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<0>   |        13.894(R)|      SLOW  |         5.770(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<1>   |        12.004(R)|      SLOW  |         5.264(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<2>   |        12.004(R)|      SLOW  |         5.418(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<3>   |        13.687(R)|      SLOW  |         6.914(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<4>   |        13.091(R)|      SLOW  |         6.911(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<5>   |        14.087(R)|      SLOW  |         7.871(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<6>   |        14.056(R)|      SLOW  |         7.871(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<7>   |        12.626(R)|      SLOW  |         6.958(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<8>   |        14.210(R)|      SLOW  |         7.894(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<9>   |        14.157(R)|      SLOW  |         7.894(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<10>  |        12.219(R)|      SLOW  |         5.647(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<11>  |        11.671(R)|      SLOW  |         5.840(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<12>  |        11.671(R)|      SLOW  |         5.711(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<13>  |        11.088(R)|      SLOW  |         4.941(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<14>  |        10.760(R)|      SLOW  |         5.371(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<15>  |        11.059(R)|      SLOW  |         5.520(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<16>  |        10.801(R)|      SLOW  |         5.671(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<17>  |        13.786(R)|      SLOW  |         7.070(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<18>  |        11.400(R)|      SLOW  |         5.694(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<19>  |        11.400(R)|      SLOW  |         5.622(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<20>  |        13.212(R)|      SLOW  |         5.891(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<21>  |        11.926(R)|      SLOW  |         5.674(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<22>  |        13.212(R)|      SLOW  |         5.985(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<23>  |        12.758(R)|      SLOW  |         7.361(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<24>  |        12.465(R)|      SLOW  |         5.212(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<25>  |        11.388(R)|      SLOW  |         4.987(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<26>  |        10.809(R)|      SLOW  |         4.691(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<27>  |        12.958(R)|      SLOW  |         5.219(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<28>  |        12.457(R)|      SLOW  |         5.610(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<29>  |        12.950(R)|      SLOW  |         5.876(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<30>  |        13.663(R)|      SLOW  |         6.048(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<31>  |        13.663(R)|      SLOW  |         6.087(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLCS_N |         8.215(R)|      SLOW  |         4.435(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLOE_N |        12.525(R)|      SLOW  |         7.407(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLRD_N |        11.338(R)|      SLOW  |         6.674(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLWR_N |        12.845(R)|      SLOW  |         7.658(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
--------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.139|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |    9.719|
RESET          |LED            |   21.286|
---------------+---------------+---------+


Analysis completed Wed Oct  5 12:01:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 554 MB



