`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  7 2022 16:12:07 CEST (Sep  7 2022 14:12:07 UTC)

module fir_DECODE_4U_14_4(in1, out1);
  input [1:0] in1;
  output [3:0] out1;
  wire [1:0] in1;
  wire [3:0] out1;
  AND2XL sll_19_25_g42(.A (in1[1]), .B (in1[0]), .Y (out1[3]));
  NOR2BX1 sll_19_25_g43(.AN (in1[1]), .B (in1[0]), .Y (out1[2]));
  NOR2BX1 sll_19_25_g44(.AN (in1[0]), .B (in1[1]), .Y (out1[1]));
  NOR2X1 sll_19_25_g45(.A (in1[1]), .B (in1[0]), .Y (out1[0]));
endmodule


