#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fa373049770 .scope module, "I2C_master1_tb" "I2C_master1_tb" 2 3;
 .timescale -9 -9;
P_0x5fa373049900 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0x5fa373069fe0_0 .var "SDA_in", 0 0;
v0x5fa37306a0a0_0 .var "add_Ack", 0 0;
v0x5fa37306a140_0 .var "clk", 0 0;
v0x5fa37306a240_0 .var "data_Ack", 0 0;
v0x5fa37306a310_0 .var "data_in", 7 0;
v0x5fa37306a3b0_0 .var "enable", 0 0;
v0x5fa37306a480_0 .var "ext_reg_addr", 7 0;
v0x5fa37306a550_0 .var "ext_slave_addr", 6 0;
v0x5fa37306a620_0 .var "read_write", 0 0;
v0x5fa37306a6f0_0 .var "reg_Ack", 0 0;
v0x5fa37306a7c0_0 .var "reset", 0 0;
S_0x5fa3730499a0 .scope module, "u_I2C_master1" "I2C_master1" 2 26, 3 1 0, S_0x5fa373049770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 7 "ext_slave_addr";
    .port_info 5 /INPUT 8 "ext_reg_addr";
    .port_info 6 /INPUT 1 "read_write";
    .port_info 7 /INPUT 1 "add_Ack";
    .port_info 8 /INPUT 1 "reg_Ack";
    .port_info 9 /INPUT 1 "data_Ack";
    .port_info 10 /INPUT 1 "SDA_in";
P_0x5fa372fff0f0 .param/l "ADDRESS" 1 3 23, C4<0010>;
P_0x5fa372fff130 .param/l "ADD_ACK_NACK" 1 3 25, C4<0100>;
P_0x5fa372fff170 .param/l "DATA" 1 3 28, C4<0111>;
P_0x5fa372fff1b0 .param/l "DATA_ACK_NACK" 1 3 29, C4<1000>;
P_0x5fa372fff1f0 .param/l "IDLE" 1 3 21, C4<0000>;
P_0x5fa372fff230 .param/l "START" 1 3 22, C4<0001>;
P_0x5fa372fff270 .param/l "STOP" 1 3 30, C4<1001>;
P_0x5fa372fff2b0 .param/l "r_w" 1 3 24, C4<0011>;
P_0x5fa372fff2f0 .param/l "reg_ACK_NACK" 1 3 27, C4<0110>;
P_0x5fa372fff330 .param/l "slave_reg" 1 3 26, C4<0101>;
v0x5fa37304b530_0 .net "SDA_in", 0 0, v0x5fa373069fe0_0;  1 drivers
v0x5fa373068cd0_0 .var "SDA_out", 0 0;
v0x5fa373068d90_0 .net "add_Ack", 0 0, v0x5fa37306a0a0_0;  1 drivers
v0x5fa373068e30_0 .var "addcounter", 2 0;
v0x5fa373068f10_0 .net "clk", 0 0, v0x5fa37306a140_0;  1 drivers
v0x5fa373069020_0 .net "data_Ack", 0 0, v0x5fa37306a240_0;  1 drivers
v0x5fa3730690e0_0 .var "data_add_counter", 3 0;
v0x5fa3730691c0_0 .net "data_in", 7 0, v0x5fa37306a310_0;  1 drivers
v0x5fa3730692a0_0 .net "enable", 0 0, v0x5fa37306a3b0_0;  1 drivers
v0x5fa373069360_0 .net "ext_reg_addr", 7 0, v0x5fa37306a480_0;  1 drivers
v0x5fa373069440_0 .net "ext_slave_addr", 6 0, v0x5fa37306a550_0;  1 drivers
v0x5fa373069520_0 .var "nextstate", 3 0;
v0x5fa373069600_0 .net "read_write", 0 0, v0x5fa37306a620_0;  1 drivers
v0x5fa3730696c0_0 .net "reg_Ack", 0 0, v0x5fa37306a6f0_0;  1 drivers
v0x5fa373069780_0 .var "reg_add_counter", 3 0;
v0x5fa373069860_0 .net "reset", 0 0, v0x5fa37306a7c0_0;  1 drivers
v0x5fa373069920_0 .var "scl", 0 0;
v0x5fa3730699e0_0 .var "scl_counter", 0 0;
v0x5fa373069aa0_0 .var "shiftreg", 6 0;
v0x5fa373069b80_0 .var "shiftreg1", 7 0;
v0x5fa373069c60_0 .var "shiftreg2", 7 0;
v0x5fa373069d40_0 .var "state", 3 0;
E_0x5fa37303b1c0/0 .event anyedge, v0x5fa373069d40_0, v0x5fa3730692a0_0, v0x5fa373069440_0, v0x5fa373069360_0;
E_0x5fa37303b1c0/1 .event anyedge, v0x5fa3730691c0_0, v0x5fa3730699e0_0, v0x5fa373068e30_0, v0x5fa373069aa0_0;
E_0x5fa37303b1c0/2 .event anyedge, v0x5fa373068d90_0, v0x5fa373069780_0, v0x5fa373069b80_0, v0x5fa3730696c0_0;
E_0x5fa37303b1c0/3 .event anyedge, v0x5fa3730690e0_0, v0x5fa373069600_0, v0x5fa373069c60_0, v0x5fa373069020_0;
E_0x5fa37303b1c0 .event/or E_0x5fa37303b1c0/0, E_0x5fa37303b1c0/1, E_0x5fa37303b1c0/2, E_0x5fa37303b1c0/3;
E_0x5fa37303b580 .event posedge, v0x5fa373068f10_0;
E_0x5fa37303b700 .event negedge, v0x5fa373068f10_0;
    .scope S_0x5fa3730499a0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa373068cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa3730699e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa3730690e0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fa373068e30_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x5fa3730499a0;
T_1 ;
    %wait E_0x5fa37303b700;
    %load/vec4 v0x5fa3730699e0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x5fa3730699e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5fa3730499a0;
T_2 ;
    %wait E_0x5fa37303b580;
    %load/vec4 v0x5fa373069860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa373069d40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fa373069520_0;
    %assign/vec4 v0x5fa373069d40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fa3730499a0;
T_3 ;
    %wait E_0x5fa37303b1c0;
    %load/vec4 v0x5fa373069d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.0 ;
    %load/vec4 v0x5fa3730692a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa373068cd0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fa373068e30_0, 0, 3;
T_3.11 ;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa373068cd0_0, 0;
    %load/vec4 v0x5fa373069440_0;
    %store/vec4 v0x5fa373069aa0_0, 0, 7;
    %load/vec4 v0x5fa373069360_0;
    %store/vec4 v0x5fa373069b80_0, 0, 8;
    %load/vec4 v0x5fa3730691c0_0;
    %store/vec4 v0x5fa373069c60_0, 0, 8;
    %load/vec4 v0x5fa3730699e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa373069920_0, 0;
T_3.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fa373068e30_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x5fa3730699e0_0;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %load/vec4 v0x5fa3730699e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %load/vec4 v0x5fa373068e30_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5fa373068e30_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5fa373068cd0_0, 0;
    %load/vec4 v0x5fa373069aa0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %store/vec4 v0x5fa373069aa0_0, 0, 7;
T_3.15 ;
    %load/vec4 v0x5fa373068e30_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fa373068e30_0, 0, 3;
T_3.17 ;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x5fa3730699e0_0;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x5fa3730699e0_0;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %load/vec4 v0x5fa373068d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa373069780_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x5fa3730699e0_0;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %load/vec4 v0x5fa3730699e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0x5fa373069780_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5fa373069780_0, 0, 4;
    %load/vec4 v0x5fa373069b80_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5fa373068cd0_0, 0;
    %load/vec4 v0x5fa373069b80_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5fa373069b80_0, 0, 8;
T_3.21 ;
    %load/vec4 v0x5fa373069780_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa373069780_0, 0, 4;
T_3.23 ;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x5fa3730699e0_0;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %load/vec4 v0x5fa3730696c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
T_3.25 ;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x5fa3730699e0_0;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %load/vec4 v0x5fa3730699e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0x5fa3730690e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5fa3730690e0_0, 0, 4;
    %load/vec4 v0x5fa373069600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.29, 8;
    %load/vec4 v0x5fa373069c60_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5fa373068cd0_0, 0;
    %load/vec4 v0x5fa373069c60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5fa373069c60_0, 0, 8;
T_3.29 ;
    %load/vec4 v0x5fa3730690e0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa3730690e0_0, 0, 4;
T_3.31 ;
T_3.27 ;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x5fa3730699e0_0;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %load/vec4 v0x5fa373069020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5fa373069520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa373069920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa373068cd0_0, 0, 1;
T_3.33 ;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa373069920_0, 0;
    %load/vec4 v0x5fa3730699e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa373068cd0_0, 0;
T_3.35 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5fa373049770;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a140_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x5fa37306a140_0;
    %inv;
    %store/vec4 v0x5fa37306a140_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5fa373049770;
T_5 ;
    %vpi_call 2 49 "$dumpfile", "I2C_master1.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fa373049770 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a140_0, 0, 1;
    %pushi/vec4 105, 0, 7;
    %store/vec4 v0x5fa37306a550_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a240_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fa37306a310_0, 0, 8;
    %pushi/vec4 105, 0, 7;
    %store/vec4 v0x5fa37306a550_0, 0, 7;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x5fa37306a480_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5fa37306a310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa37306a620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa373069fe0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa37306a7c0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 81 "$display", "Scenario 1: Enable asserted" {0 0 0};
    %delay 700, 0;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "I2C_master1_tb.v";
    "I2C_master1.v";
