[   48.216141] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   48.218618] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   48.218636] *** PROBE: ISP device allocated successfully: 85f60000 ***
[   48.218652] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   48.218658] *** PROBE: ISP device mutex and spinlock initialized ***
[   48.218665] *** PROBE: Event callback structure initialized at 0x856e7880 (offset 0xc from isp_dev) ***
[   48.218676] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   48.218682] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   48.218688] *** PROBE: Platform data: c06adb60 ***
[   48.218694] *** PROBE: Platform data validation passed ***
[   48.218699] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   48.218705] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   48.218711] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   48.218716] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   48.218722] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   48.231224] All ISP subdev platform drivers registered successfully
[   48.233710] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   48.233724] *** Registering platform device 0 from platform data ***
[   48.236196] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   48.236211] *** tx_isp_subdev_init: pdev=c06ad848, sd=85217800, ops=c06ade60 ***
[   48.236218] *** tx_isp_subdev_init: ourISPdev=85f60000 ***
[   48.236224] *** tx_isp_subdev_init: ops=c06ade60, ops->core=c06ade94 ***
[   48.236230] *** tx_isp_subdev_init: ops->core->init=c06636b8 ***
[   48.236237] *** tx_isp_subdev_init: Set sd->dev=c06ad858, sd->pdev=c06ad848 ***
[   48.236244] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   48.236250] tx_isp_module_init: Module initialized for isp-w01
[   48.236256] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   48.236262] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   48.236269] tx_isp_subdev_init: platform_get_resource returned c06ad938 for device isp-w01
[   48.236277] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   48.236286] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   48.236292] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   48.236300] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad848, sd=85217800, ourISPdev=85f60000 ***
[   48.236306] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f60000 ***
[   48.236312] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   48.236318] *** DEBUG: About to check device name matches ***
[   48.236324] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   48.236330] *** LINKED CSI device: 85217800, regs: b0022000 ***
[   48.236337] *** CSI PROBE: Set dev_priv to csi_dev 85217800 AFTER subdev_init ***
[   48.236343] *** CSI PROBE: Set host_priv to csi_dev 85217800 AFTER subdev_init ***
[   48.236349] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   48.236356] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   48.236374] *** Platform device 0 (isp-w01) registered successfully ***
[   48.236380] *** Registering platform device 1 from platform data ***
[   48.238993] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   48.239007] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   48.239014] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   48.239020] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   48.239026] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   48.239032] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   48.239038] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   48.239043] *** VIC will operate in FULL mode with complete buffer operations ***
[   48.239049] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   48.239056] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   48.239062] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   48.239068] *** VIC PROBE: Stored vic_dev pointer 85f06000 in subdev dev_priv ***
[   48.239074] *** VIC PROBE: Set host_priv to vic_dev 85f06000 for Binary Ninja compatibility ***
[   48.239080] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   48.239087] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   48.239095] *** tx_isp_subdev_init: pdev=c06ad958, sd=85f06000, ops=c06adde0 ***
[   48.239101] *** tx_isp_subdev_init: ourISPdev=85f60000 ***
[   48.239108] *** tx_isp_subdev_init: ops=c06adde0, ops->core=c06addfc ***
[   48.239114] *** tx_isp_subdev_init: ops->core->init=c0679310 ***
[   48.239194] *** tx_isp_subdev_init: Set sd->dev=c06ad968, sd->pdev=c06ad958 ***
[   48.239203] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   48.239209] tx_isp_module_init: Module initialized for isp-w02
[   48.239215] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   48.239223] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   48.239230] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   48.239240] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c066be08, thread=c065f584, flags=0x80, name=isp-w02, dev_id=85f60000) ***
[   48.239248] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c066be08, thread=c065f584 ***
[   48.241616] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   48.241626] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   48.241634] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   48.241642] tx_isp_subdev_init: platform_get_resource returned c06ada50 for device isp-w02
[   48.241650] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   48.241660] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   48.241666] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   48.241674] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad958, sd=85f06000, ourISPdev=85f60000 ***
[   48.241681] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f60000 ***
[   48.241687] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   48.241692] *** DEBUG: About to check device name matches ***
[   48.241698] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   48.241704] *** DEBUG: Retrieved vic_dev from subdev data: 85f06000 ***
[   48.241710] *** DEBUG: About to set ourISPdev->vic_dev = 85f06000 ***
[   48.241716] *** DEBUG: ourISPdev before linking: 85f60000 ***
[   48.241722] *** DEBUG: ourISPdev->vic_dev set to: 85f06000 ***
[   48.241728] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   48.241733] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   48.241739] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   48.241746] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   48.241752] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   48.241758] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   48.241763] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   48.241785] *** Platform device 1 (isp-w02) registered successfully ***
[   48.241792] *** Registering platform device 2 from platform data ***
[   48.242112] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   48.242127] *** tx_isp_subdev_init: pdev=c06ad770, sd=85626e00, ops=c06aecc4 ***
[   48.242133] *** tx_isp_subdev_init: ourISPdev=85f60000 ***
[   48.242140] *** tx_isp_subdev_init: ops=c06aecc4, ops->core=c06aece4 ***
[   48.242146] *** tx_isp_subdev_init: ops->core->init=c0685f88 ***
[   48.242153] *** tx_isp_subdev_init: Set sd->dev=c06ad780, sd->pdev=c06ad770 ***
[   48.242160] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06aecc4 ***
[   48.242166] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06ade60 ***
[   48.242172] tx_isp_module_init: Module initialized for isp-w00
[   48.242178] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   48.242186] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad770, sd=85626e00, ourISPdev=85f60000 ***
[   48.242194] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85f60000 ***
[   48.242199] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   48.242204] *** DEBUG: About to check device name matches ***
[   48.242212] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   48.242218] *** VIN PROBE: Set dev_priv to vin_dev 85626e00 AFTER subdev_init ***
[   48.242225] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   48.242242] *** Platform device 2 (isp-w00) registered successfully ***
[   48.242249] *** Registering platform device 3 from platform data ***
[   48.244754] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   48.244769] *** tx_isp_subdev_init: pdev=c06ad630, sd=84cede00, ops=c06adf14 ***
[   48.244775] *** tx_isp_subdev_init: ourISPdev=85f60000 ***
[   48.244782] *** tx_isp_subdev_init: ops=c06adf14, ops->core=c06b4d9c ***
[   48.244788] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   48.244794] *** tx_isp_subdev_init: Set sd->dev=c06ad640, sd->pdev=c06ad630 ***
[   48.244801] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06adf14 ***
[   48.244808] *** tx_isp_subdev_init: ops->sensor=c06b4d90, csi_subdev_ops=c06ade60 ***
[   48.244814] tx_isp_module_init: Module initialized for isp-fs
[   48.244819] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   48.244826] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   48.244832] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   48.244839] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   48.244846] *** FS PROBE: Set dev_priv to fs_dev 84cede00 AFTER subdev_init ***
[   48.244852] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   48.244871] *** Platform device 3 (isp-fs) registered successfully ***
[   48.244878] *** Registering platform device 4 from platform data ***
[   48.247370] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   48.247384] *** tx_isp_create_core_device: Creating ISP core device ***
[   48.247394] *** tx_isp_create_core_device: Core device created successfully: 85f06400 ***
[   48.247400] *** CORE PROBE: Set dev_priv to core_dev 85f06400 ***
[   48.247406] *** CORE PROBE: Set host_priv to core_dev 85f06400 - PREVENTS BadVA CRASH ***
[   48.247413] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   48.247420] *** tx_isp_subdev_init: pdev=c06ad510, sd=85f06400, ops=c06adc18 ***
[   48.247426] *** tx_isp_subdev_init: ourISPdev=85f60000 ***
[   48.247433] *** tx_isp_subdev_init: ops=c06adc18, ops->core=c06adc44 ***
[   48.247440] *** tx_isp_subdev_init: ops->core->init=c0676538 ***
[   48.247446] *** tx_isp_subdev_init: Set sd->dev=c06ad520, sd->pdev=c06ad510 ***
[   48.247453] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   48.247459] tx_isp_module_init: Module initialized for isp-m0
[   48.247464] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   48.247472] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   48.247479] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   48.247490] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c066be08, thread=c065f584, flags=0x80, name=isp-m0, dev_id=85f60000) ***
[   48.247498] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c066be08, thread=c065f584 ***
[   48.250062] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   48.250073] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   48.250080] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   48.250088] tx_isp_subdev_init: platform_get_resource returned c06ad5f8 for device isp-m0
[   48.250096] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   48.250106] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   48.250112] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   48.250120] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad510, sd=85f06400, ourISPdev=85f60000 ***
[   48.250128] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85f60000 ***
[   48.250134] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   48.250139] *** DEBUG: About to check device name matches ***
[   48.250145] *** DEBUG: CORE device name matched! Setting up Core device ***
[   48.250151] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   48.250158] *** tx_isp_link_core_device: Linking core device 85f06400 to ISP device 85f60000 ***
[   48.250164] *** tx_isp_link_core_device: Core device linked successfully ***
[   48.250171] *** Core subdev already registered at slot 2: 85f06400 ***
[   48.250177] *** LINKED CORE device: 85f06400 ***
[   48.250182] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   48.250188] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   48.250194] *** tx_isp_core_device_init: Initializing core device: 85f06400 ***
[   48.250205] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   48.250210] *** tx_isp_core_device_init: Core device initialized successfully ***
[   48.250216] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   48.250224] *** tx_isp_link_core_device: Linking core device 85f06400 to ISP device 85f60000 ***
[   48.250229] *** tx_isp_link_core_device: Core device linked successfully ***
[   48.250236] *** Core subdev already registered at slot 2: 85f06400 ***
[   48.250249] *** tx_isp_core_probe: Assigned frame_channels=85f06800 to core_dev ***
[   48.250255] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   48.250260] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   48.250266] *** tx_isp_core_probe: Calling sensor_early_init ***
[   48.250272] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   48.250278] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   48.250283] *** tx_isp_core_probe: Core device setup complete ***
[   48.250288] ***   - Core device: 85f06400 ***
[   48.250294] ***   - Channel count: 6 ***
[   48.250300] ***   - Linked to ISP device: 85f60000 ***
[   48.250304] *** tx_isp_core_probe: Initializing core tuning system ***
[   48.250310] isp_core_tuning_init: Initializing tuning data structure
[   48.250322] isp_core_tuning_init: Tuning data structure initialized at 84d5e000
[   48.250328] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   48.250334] *** SAFE: mode_flag properly initialized using struct member access ***
[   48.250339] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   48.250344] *** tx_isp_core_probe: Set platform driver data ***
[   48.250350] *** tx_isp_core_probe: Set global core device reference ***
[   48.250355] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   48.250360] ***   - Core device: 85f06400 ***
[   48.250366] ***   - Tuning device: 84d5e000 ***
[   48.250371] *** tx_isp_core_probe: Creating frame channel devices ***
[   48.250376] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   48.251012] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   48.253740] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   48.256176] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   48.258857] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   48.258868] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   48.258873] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   48.258879] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   48.258884] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   48.258893] tisp_code_create_tuning_node: Allocated dynamic major 251
[   48.264076] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   48.264088] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   48.264094] *** tx_isp_core_probe: Core probe completed successfully ***
[   48.264113] *** Platform device 4 (isp-m0) registered successfully ***
[   48.264120] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   48.264143] *** Created /proc/jz/isp directory ***
[   48.264151] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   48.264160] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   48.264166] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   48.264174] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c067ba14 ***
[   48.264181] *** PROC ENTRY FIX: Using ISP device 85f60000 instead of VIC device 85f06000 for isp-w02 ***
[   48.264190] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   48.264196] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   48.264205] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   48.264214] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   48.264224] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   48.264230] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   48.264235] *** Misc device registration handled via main tx-isp device ***
[   48.264240] *** Misc device registration handled via main tx-isp device ***
[   48.264246] *** Misc device registration handled via main tx-isp device ***
[   48.264251] *** Misc device registration handled via main tx-isp device ***
[   48.264256] *** Misc device registration handled via main tx-isp device ***
[   48.264262] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   48.264271] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   48.264278] *** Frame channel 1 initialized: 640x360, state=2 ***
[   48.264284] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   48.264291] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f06000 ***
[   48.264296] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   48.264302] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   48.264308] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   48.264315] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   48.264321] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   48.264326] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   48.264332] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   48.264337] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   48.264342] *** PROBE: Binary Ninja reference implementation complete ***
[   48.266832] *** tx_isp_init: Platform device and driver registered successfully ***
[   49.352321] === gc2053 SENSOR MODULE INIT ===
[   49.354807] gc2053 I2C driver registered, waiting for device creation by ISP
[   51.598739] ISP opened successfully
[   51.599400] ISP IOCTL: cmd=0x805056c1 arg=0x77105d60
[   51.599415] subdev_sensor_ops_ioctl: cmd=0x2000000
[   51.599421] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   51.599427] *** Creating I2C sensor device on adapter 0 ***
[   51.599436] *** Creating I2C device: gc2053 at 0x37 ***
[   51.599441] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   51.599449] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   51.599455] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   51.602819] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   51.603136] === GC2053 SENSOR PROBE START ===
[   51.603152] sensor_probe: client=85632c00, addr=0x37, adapter=84074c10 (i2c0)
[   51.603158] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   51.603164] Requesting reset GPIO 18
[   51.603173] GPIO reset sequence: HIGH -> LOW -> HIGH
[   51.829181] GPIO reset sequence completed successfully
[   51.829194] === GPIO INITIALIZATION COMPLETE ===
[   51.829204] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   51.829219] sensor_probe: data_interface=1, sensor_max_fps=30
[   51.829224] sensor_probe: MIPI 30fps
[   51.829231] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   51.829239] *** tx_isp_subdev_init: pdev=c06d7168, sd=85f06c00, ops=c06d7248 ***
[   51.829245] *** tx_isp_subdev_init: ourISPdev=85f60000 ***
[   51.829253] *** tx_isp_subdev_init: ops=c06d7248, ops->core=c06d7274 ***
[   51.829259] *** tx_isp_subdev_init: ops->core->init=c06d46bc ***
[   51.829265] *** tx_isp_subdev_init: Set sd->dev=c06d7178, sd->pdev=c06d7168 ***
[   51.829273] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06d7248, ops->sensor=c06d725c ***
[   51.829278] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   51.829285] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85f06c00 ***
[   51.829292] *** tx_isp_subdev_init: SENSOR ops=c06d7248, ops->sensor=c06d725c ***
[   51.829298] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   51.829304] tx_isp_module_init: Module initialized for (null)
[   51.829310] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   51.829319] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06d7168, sd=85f06c00, ourISPdev=85f60000 ***
[   51.829325] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85f60000 ***
[   51.829331] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   51.829337] *** DEBUG: About to check device name matches ***
[   51.829343] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   51.829350] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   51.829357] *** SENSOR subdev: 85f06c00, ops: c06d7248 ***
[   51.829362] *** SENSOR ops->sensor: c06d725c ***
[   51.829367] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   51.829373] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   51.829447] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   51.829455] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   51.829461] sensor_probe: I2C client association complete
[   51.829469]   sd=85f06c00, client=85632c00, addr=0x37, adapter=i2c0
[   51.829475] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   51.829483] sensor_read: reg=0xf0, client=85632c00, adapter=i2c0, addr=0x37
[   51.829983] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   51.829992] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   51.829998] *** SUCCESS: I2C communication working after GPIO reset! ***
[   51.830007] sensor_read: reg=0xf1, client=85632c00, adapter=i2c0, addr=0x37
[   51.830495] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   51.830502] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   51.830508] === I2C COMMUNICATION TEST COMPLETE ===
[   51.830515] Registering gc2053 with ISP framework (sd=85f06c00, sensor=85f06c00)
[   51.830521] gc2053 registered with ISP framework successfully
[   51.830543] *** MIPS-SAFE: I2C device created successfully at 0x85632c00 ***
[   51.830551] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   51.830557] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   51.830563] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   51.830570] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   51.830605] ISP IOCTL: cmd=0xc050561a arg=0x7fdc3518
[   51.830612] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   51.830619] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   51.830627] ISP IOCTL: cmd=0xc050561a arg=0x7fdc3518
[   51.830633] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   51.830639] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   51.830646] ISP IOCTL: cmd=0xc0045627 arg=0x7fdc3570
[   51.830656] ISP IOCTL: cmd=0x800856d5 arg=0x7fdc3568
[   51.830661] TX_ISP_GET_BUF: IOCTL handler called
[   51.830669] TX_ISP_GET_BUF: core_dev=85f06400, isp_dev=85f60000
[   51.830675] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   51.830682] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   51.870389] ISP IOCTL: cmd=0x800856d4 arg=0x7fdc3568
[   51.870403] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   51.870623] ISP IOCTL: cmd=0x40045626 arg=0x7fdc3580
[   51.870635] subdev_sensor_ops_ioctl: cmd=0x2000003
[   51.870641] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   51.870648] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   51.870653] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   51.870663] ISP IOCTL: cmd=0x80045612 arg=0x0
[   51.870669] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   51.870675] === ISP Subdevice Array Status ===
[   51.870683]   [0]: isp-w01 (sd=85217800)
[   51.870689]   [1]: isp-w02 (sd=85f06000)
[   51.870697]   [2]: isp-m0 (sd=85f06400)
[   51.870703]   [3]: gc2053 (sd=85f06c00)
[   51.870708]   [4]: (empty)
[   51.870715]   [5]: gc2053 (sd=85f06c00)
[   51.870719]   [6]: (empty)
[   51.870725]   [7]: (empty)
[   51.870729]   [8]: (empty)
[   51.870735]   [9]: (empty)
[   51.870739]   [10]: (empty)
[   51.870745]   [11]: (empty)
[   51.870749]   [12]: (empty)
[   51.870755]   [13]: (empty)
[   51.870760]   [14]: (empty)
[   51.870765]   [15]: (empty)
[   51.870769] === End Subdevice Array ===
[   51.870775] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   51.870781] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   51.870786] *** ispcore_activate_module: Fixed for our struct layouts ***
[   51.870791] *** VIC device in state 1, proceeding with activation ***
[   51.870798] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   51.870803] *** SUBDEVICE VALIDATION SECTION ***
[   51.870808] VIC device state set to 2 (activated)
[   51.870813] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   51.870818] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   51.870823] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   51.870829] *** SUBDEVICE INITIALIZATION LOOP ***
[   51.870834] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   51.870840] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   51.870848] *** SENSOR_INIT: gc2053 enable=1 ***
[   51.870856] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   51.870863] *** CALLING SENSOR_WRITE_ARRAY WITH c06d7e20 (should be 137 registers) ***
[   51.870873] sensor_write: reg=0xfe val=0x80, client=85632c00, adapter=i2c0, addr=0x37
[   51.871197] sensor_write: reg=0xfe val=0x80 SUCCESS
[   51.871204] sensor_write_array: reg[1] 0xfe=0x80 OK
[   51.871213] sensor_write: reg=0xfe val=0x80, client=85632c00, adapter=i2c0, addr=0x37
[   51.871534] sensor_write: reg=0xfe val=0x80 SUCCESS
[   51.871542] sensor_write_array: reg[2] 0xfe=0x80 OK
[   51.871550] sensor_write: reg=0xfe val=0x80, client=85632c00, adapter=i2c0, addr=0x37
[   51.871864] sensor_write: reg=0xfe val=0x80 SUCCESS
[   51.871871] sensor_write_array: reg[3] 0xfe=0x80 OK
[   51.871879] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.872193] sensor_write: reg=0xfe val=0x00 SUCCESS
[   51.872199] sensor_write_array: reg[4] 0xfe=0x00 OK
[   51.872208] sensor_write: reg=0xf2 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.872521] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   51.872527] sensor_write_array: reg[5] 0xf2=0x00 OK
[   51.872536] sensor_write: reg=0xf3 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.872849] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   51.872855] sensor_write_array: reg[6] 0xf3=0x00 OK
[   51.872864] sensor_write: reg=0xf4 val=0x36, client=85632c00, adapter=i2c0, addr=0x37
[   51.873177] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   51.873184] sensor_write_array: reg[7] 0xf4=0x36 OK
[   51.873192] sensor_write: reg=0xf5 val=0xc0, client=85632c00, adapter=i2c0, addr=0x37
[   51.873505] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   51.873512] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   51.873521] sensor_write: reg=0xf6 val=0x44, client=85632c00, adapter=i2c0, addr=0x37
[   51.873833] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   51.873841] sensor_write_array: reg[9] 0xf6=0x44 OK
[   51.873849] sensor_write: reg=0xf7 val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.874161] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   51.874169] sensor_write_array: reg[10] 0xf7=0x01 OK
[   51.874177] sensor_write: reg=0xf8 val=0x68, client=85632c00, adapter=i2c0, addr=0x37
[   51.874490] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   51.874498] sensor_write: reg=0xf9 val=0x40, client=85632c00, adapter=i2c0, addr=0x37
[   51.874811] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   51.874819] sensor_write: reg=0xfc val=0x8e, client=85632c00, adapter=i2c0, addr=0x37
[   51.875133] sensor_write: reg=0xfc val=0x8e SUCCESS
[   51.875141] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.875453] sensor_write: reg=0xfe val=0x00 SUCCESS
[   51.875462] sensor_write: reg=0x87 val=0x18, client=85632c00, adapter=i2c0, addr=0x37
[   51.875775] sensor_write: reg=0x87 val=0x18 SUCCESS
[   51.875783] sensor_write: reg=0xee val=0x30, client=85632c00, adapter=i2c0, addr=0x37
[   51.876096] sensor_write: reg=0xee val=0x30 SUCCESS
[   51.876105] sensor_write: reg=0xd0 val=0xb7, client=85632c00, adapter=i2c0, addr=0x37
[   51.876460] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   51.876470] sensor_write: reg=0x03 val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.876782] sensor_write: reg=0x03 val=0x04 SUCCESS
[   51.876791] sensor_write: reg=0x04 val=0x60, client=85632c00, adapter=i2c0, addr=0x37
[   51.877105] sensor_write: reg=0x04 val=0x60 SUCCESS
[   51.877113] sensor_write: reg=0x05 val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.877425] sensor_write: reg=0x05 val=0x04 SUCCESS
[   51.877433] sensor_write: reg=0x06 val=0x4c, client=85632c00, adapter=i2c0, addr=0x37
[   51.877747] sensor_write: reg=0x06 val=0x4c SUCCESS
[   51.877755] sensor_write: reg=0x07 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.878067] sensor_write: reg=0x07 val=0x00 SUCCESS
[   51.878076] sensor_write: reg=0x08 val=0x11, client=85632c00, adapter=i2c0, addr=0x37
[   51.878389] sensor_write: reg=0x08 val=0x11 SUCCESS
[   51.878397] sensor_write: reg=0x09 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.878710] sensor_write: reg=0x09 val=0x00 SUCCESS
[   51.878718] sensor_write: reg=0x0a val=0x02, client=85632c00, adapter=i2c0, addr=0x37
[   51.879031] sensor_write: reg=0x0a val=0x02 SUCCESS
[   51.879039] sensor_write: reg=0x0b val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.879375] sensor_write: reg=0x0b val=0x00 SUCCESS
[   51.879385] sensor_write: reg=0x0c val=0x02, client=85632c00, adapter=i2c0, addr=0x37
[   51.879700] sensor_write: reg=0x0c val=0x02 SUCCESS
[   51.879709] sensor_write: reg=0x0d val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.880023] sensor_write: reg=0x0d val=0x04 SUCCESS
[   51.880031] sensor_write: reg=0x0e val=0x40, client=85632c00, adapter=i2c0, addr=0x37
[   51.880344] sensor_write: reg=0x0e val=0x40 SUCCESS
[   51.880353] sensor_write: reg=0x12 val=0xe2, client=85632c00, adapter=i2c0, addr=0x37
[   51.880659] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   51.880670] sensor_write: reg=0x13 val=0x16, client=85632c00, adapter=i2c0, addr=0x37
[   51.880987] sensor_write: reg=0x13 val=0x16 SUCCESS
[   51.880995] sensor_write: reg=0x19 val=0x0a, client=85632c00, adapter=i2c0, addr=0x37
[   51.881307] sensor_write: reg=0x19 val=0x0a SUCCESS
[   51.881316] sensor_write: reg=0x21 val=0x1c, client=85632c00, adapter=i2c0, addr=0x37
[   51.881627] sensor_write: reg=0x21 val=0x1c SUCCESS
[   51.881635] sensor_write: reg=0x28 val=0x0a, client=85632c00, adapter=i2c0, addr=0x37
[   51.881948] sensor_write: reg=0x28 val=0x0a SUCCESS
[   51.881957] sensor_write: reg=0x29 val=0x24, client=85632c00, adapter=i2c0, addr=0x37
[   51.882270] sensor_write: reg=0x29 val=0x24 SUCCESS
[   51.882278] sensor_write: reg=0x2b val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.882591] sensor_write: reg=0x2b val=0x04 SUCCESS
[   51.882600] sensor_write: reg=0x32 val=0xf8, client=85632c00, adapter=i2c0, addr=0x37
[   51.882913] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   51.882922] sensor_write: reg=0x37 val=0x03, client=85632c00, adapter=i2c0, addr=0x37
[   51.883234] sensor_write: reg=0x37 val=0x03 SUCCESS
[   51.883243] sensor_write: reg=0x39 val=0x15, client=85632c00, adapter=i2c0, addr=0x37
[   51.883556] sensor_write: reg=0x39 val=0x15 SUCCESS
[   51.883564] sensor_write: reg=0x43 val=0x07, client=85632c00, adapter=i2c0, addr=0x37
[   51.883877] sensor_write: reg=0x43 val=0x07 SUCCESS
[   51.883886] sensor_write: reg=0x44 val=0x40, client=85632c00, adapter=i2c0, addr=0x37
[   51.884198] sensor_write: reg=0x44 val=0x40 SUCCESS
[   51.884207] sensor_write: reg=0x46 val=0x0b, client=85632c00, adapter=i2c0, addr=0x37
[   51.884520] sensor_write: reg=0x46 val=0x0b SUCCESS
[   51.884528] sensor_write: reg=0x4b val=0x20, client=85632c00, adapter=i2c0, addr=0x37
[   51.884841] sensor_write: reg=0x4b val=0x20 SUCCESS
[   51.884849] sensor_write: reg=0x4e val=0x08, client=85632c00, adapter=i2c0, addr=0x37
[   51.885162] sensor_write: reg=0x4e val=0x08 SUCCESS
[   51.885171] sensor_write: reg=0x55 val=0x20, client=85632c00, adapter=i2c0, addr=0x37
[   51.885484] sensor_write: reg=0x55 val=0x20 SUCCESS
[   51.885492] sensor_write: reg=0x66 val=0x05, client=85632c00, adapter=i2c0, addr=0x37
[   51.885805] sensor_write: reg=0x66 val=0x05 SUCCESS
[   51.885813] sensor_write: reg=0x67 val=0x05, client=85632c00, adapter=i2c0, addr=0x37
[   51.886126] sensor_write: reg=0x67 val=0x05 SUCCESS
[   51.886134] sensor_write: reg=0x77 val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.886447] sensor_write: reg=0x77 val=0x01 SUCCESS
[   51.886456] sensor_write: reg=0x78 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.886768] sensor_write: reg=0x78 val=0x00 SUCCESS
[   51.886777] sensor_write: reg=0x7c val=0x93, client=85632c00, adapter=i2c0, addr=0x37
[   51.887090] sensor_write: reg=0x7c val=0x93 SUCCESS
[   51.887097] sensor_write_array: reg[50] 0x7c=0x93 OK
[   51.887106] sensor_write: reg=0x8c val=0x12, client=85632c00, adapter=i2c0, addr=0x37
[   51.887418] sensor_write: reg=0x8c val=0x12 SUCCESS
[   51.887427] sensor_write: reg=0x8d val=0x92, client=85632c00, adapter=i2c0, addr=0x37
[   51.887740] sensor_write: reg=0x8d val=0x92 SUCCESS
[   51.887748] sensor_write: reg=0x90 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.888061] sensor_write: reg=0x90 val=0x00 SUCCESS
[   51.888069] sensor_write: reg=0x41 val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.888382] sensor_write: reg=0x41 val=0x04 SUCCESS
[   51.888390] sensor_write: reg=0x42 val=0x9d, client=85632c00, adapter=i2c0, addr=0x37
[   51.888704] sensor_write: reg=0x42 val=0x9d SUCCESS
[   51.888712] sensor_write: reg=0x9d val=0x10, client=85632c00, adapter=i2c0, addr=0x37
[   51.889030] sensor_write: reg=0x9d val=0x10 SUCCESS
[   51.889038] sensor_write: reg=0xce val=0x7c, client=85632c00, adapter=i2c0, addr=0x37
[   51.889380] sensor_write: reg=0xce val=0x7c SUCCESS
[   51.889390] sensor_write: reg=0xd2 val=0x41, client=85632c00, adapter=i2c0, addr=0x37
[   51.889706] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   51.889715] sensor_write: reg=0xd3 val=0xdc, client=85632c00, adapter=i2c0, addr=0x37
[   51.890029] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   51.890038] sensor_write: reg=0xe6 val=0x50, client=85632c00, adapter=i2c0, addr=0x37
[   51.890350] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   51.890359] sensor_write: reg=0xb6 val=0xc0, client=85632c00, adapter=i2c0, addr=0x37
[   51.890696] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   51.890706] sensor_write: reg=0xb0 val=0x70, client=85632c00, adapter=i2c0, addr=0x37
[   51.891021] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   51.891030] sensor_write: reg=0xb1 val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.891343] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   51.891352] sensor_write: reg=0xb2 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.891665] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   51.891673] sensor_write: reg=0xb3 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.891986] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   51.891994] sensor_write: reg=0xb4 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.892308] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   51.892316] sensor_write: reg=0xb8 val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.892629] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   51.892637] sensor_write: reg=0xb9 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.892950] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   51.892959] sensor_write: reg=0x26 val=0x30, client=85632c00, adapter=i2c0, addr=0x37
[   51.893272] sensor_write: reg=0x26 val=0x30 SUCCESS
[   51.893280] sensor_write: reg=0xfe val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.893593] sensor_write: reg=0xfe val=0x01 SUCCESS
[   51.893602] sensor_write: reg=0x40 val=0x23, client=85632c00, adapter=i2c0, addr=0x37
[   51.893914] sensor_write: reg=0x40 val=0x23 SUCCESS
[   51.893923] sensor_write: reg=0x55 val=0x07, client=85632c00, adapter=i2c0, addr=0x37
[   51.894236] sensor_write: reg=0x55 val=0x07 SUCCESS
[   51.894244] sensor_write: reg=0x60 val=0x40, client=85632c00, adapter=i2c0, addr=0x37
[   51.894557] sensor_write: reg=0x60 val=0x40 SUCCESS
[   51.894566] sensor_write: reg=0xfe val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.894878] sensor_write: reg=0xfe val=0x04 SUCCESS
[   51.894887] sensor_write: reg=0x14 val=0x78, client=85632c00, adapter=i2c0, addr=0x37
[   51.895200] sensor_write: reg=0x14 val=0x78 SUCCESS
[   51.895208] sensor_write: reg=0x15 val=0x78, client=85632c00, adapter=i2c0, addr=0x37
[   51.895521] sensor_write: reg=0x15 val=0x78 SUCCESS
[   51.895530] sensor_write: reg=0x16 val=0x78, client=85632c00, adapter=i2c0, addr=0x37
[   51.895842] sensor_write: reg=0x16 val=0x78 SUCCESS
[   51.895851] sensor_write: reg=0x17 val=0x78, client=85632c00, adapter=i2c0, addr=0x37
[   51.896164] sensor_write: reg=0x17 val=0x78 SUCCESS
[   51.896172] sensor_write: reg=0xfe val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.896506] sensor_write: reg=0xfe val=0x01 SUCCESS
[   51.896516] sensor_write: reg=0x92 val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.896828] sensor_write: reg=0x92 val=0x00 SUCCESS
[   51.896836] sensor_write: reg=0x94 val=0x03, client=85632c00, adapter=i2c0, addr=0x37
[   51.897150] sensor_write: reg=0x94 val=0x03 SUCCESS
[   51.897159] sensor_write: reg=0x95 val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.897472] sensor_write: reg=0x95 val=0x04 SUCCESS
[   51.897481] sensor_write: reg=0x96 val=0x38, client=85632c00, adapter=i2c0, addr=0x37
[   51.897794] sensor_write: reg=0x96 val=0x38 SUCCESS
[   51.897802] sensor_write: reg=0x97 val=0x07, client=85632c00, adapter=i2c0, addr=0x37
[   51.898115] sensor_write: reg=0x97 val=0x07 SUCCESS
[   51.898124] sensor_write: reg=0x98 val=0x80, client=85632c00, adapter=i2c0, addr=0x37
[   51.898436] sensor_write: reg=0x98 val=0x80 SUCCESS
[   51.898445] sensor_write: reg=0xfe val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.898758] sensor_write: reg=0xfe val=0x01 SUCCESS
[   51.898766] sensor_write: reg=0x01 val=0x05, client=85632c00, adapter=i2c0, addr=0x37
[   51.899078] sensor_write: reg=0x01 val=0x05 SUCCESS
[   51.899087] sensor_write: reg=0x02 val=0x89, client=85632c00, adapter=i2c0, addr=0x37
[   51.899424] sensor_write: reg=0x02 val=0x89 SUCCESS
[   51.899434] sensor_write: reg=0x04 val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.899749] sensor_write: reg=0x04 val=0x01 SUCCESS
[   51.899758] sensor_write: reg=0x07 val=0xa6, client=85632c00, adapter=i2c0, addr=0x37
[   51.900071] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   51.900080] sensor_write: reg=0x08 val=0xa9, client=85632c00, adapter=i2c0, addr=0x37
[   51.900392] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   51.900401] sensor_write: reg=0x09 val=0xa8, client=85632c00, adapter=i2c0, addr=0x37
[   51.900739] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   51.900749] sensor_write: reg=0x0a val=0xa7, client=85632c00, adapter=i2c0, addr=0x37
[   51.901061] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   51.901069] sensor_write: reg=0x0b val=0xff, client=85632c00, adapter=i2c0, addr=0x37
[   51.901383] sensor_write: reg=0x0b val=0xff SUCCESS
[   51.901392] sensor_write: reg=0x0c val=0xff, client=85632c00, adapter=i2c0, addr=0x37
[   51.901705] sensor_write: reg=0x0c val=0xff SUCCESS
[   51.901714] sensor_write: reg=0x0f val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.902026] sensor_write: reg=0x0f val=0x00 SUCCESS
[   51.902035] sensor_write: reg=0x50 val=0x1c, client=85632c00, adapter=i2c0, addr=0x37
[   51.902348] sensor_write: reg=0x50 val=0x1c SUCCESS
[   51.902356] sensor_write: reg=0x89 val=0x03, client=85632c00, adapter=i2c0, addr=0x37
[   51.902669] sensor_write: reg=0x89 val=0x03 SUCCESS
[   51.902678] sensor_write: reg=0xfe val=0x04, client=85632c00, adapter=i2c0, addr=0x37
[   51.902990] sensor_write: reg=0xfe val=0x04 SUCCESS
[   51.902999] sensor_write: reg=0x28 val=0x86, client=85632c00, adapter=i2c0, addr=0x37
[   51.903312] sensor_write: reg=0x28 val=0x86 SUCCESS
[   51.903319] sensor_write_array: reg[100] 0x28=0x86 OK
[   51.903327] sensor_write: reg=0x29 val=0x86, client=85632c00, adapter=i2c0, addr=0x37
[   51.903640] sensor_write: reg=0x29 val=0x86 SUCCESS
[   51.903648] sensor_write: reg=0x2a val=0x86, client=85632c00, adapter=i2c0, addr=0x37
[   51.903962] sensor_write: reg=0x2a val=0x86 SUCCESS
[   51.903970] sensor_write: reg=0x2b val=0x68, client=85632c00, adapter=i2c0, addr=0x37
[   51.904283] sensor_write: reg=0x2b val=0x68 SUCCESS
[   51.904291] sensor_write: reg=0x2c val=0x68, client=85632c00, adapter=i2c0, addr=0x37
[   51.904604] sensor_write: reg=0x2c val=0x68 SUCCESS
[   51.904612] sensor_write: reg=0x2d val=0x68, client=85632c00, adapter=i2c0, addr=0x37
[   51.904926] sensor_write: reg=0x2d val=0x68 SUCCESS
[   51.904934] sensor_write: reg=0x2e val=0x68, client=85632c00, adapter=i2c0, addr=0x37
[   51.905246] sensor_write: reg=0x2e val=0x68 SUCCESS
[   51.905255] sensor_write: reg=0x2f val=0x68, client=85632c00, adapter=i2c0, addr=0x37
[   51.905568] sensor_write: reg=0x2f val=0x68 SUCCESS
[   51.905576] sensor_write: reg=0x30 val=0x4f, client=85632c00, adapter=i2c0, addr=0x37
[   51.905890] sensor_write: reg=0x30 val=0x4f SUCCESS
[   51.905898] sensor_write: reg=0x31 val=0x68, client=85632c00, adapter=i2c0, addr=0x37
[   51.906210] sensor_write: reg=0x31 val=0x68 SUCCESS
[   51.906219] sensor_write: reg=0x32 val=0x67, client=85632c00, adapter=i2c0, addr=0x37
[   51.906532] sensor_write: reg=0x32 val=0x67 SUCCESS
[   51.906540] sensor_write: reg=0x33 val=0x66, client=85632c00, adapter=i2c0, addr=0x37
[   51.906853] sensor_write: reg=0x33 val=0x66 SUCCESS
[   51.906862] sensor_write: reg=0x34 val=0x66, client=85632c00, adapter=i2c0, addr=0x37
[   51.907174] sensor_write: reg=0x34 val=0x66 SUCCESS
[   51.907183] sensor_write: reg=0x35 val=0x66, client=85632c00, adapter=i2c0, addr=0x37
[   51.907496] sensor_write: reg=0x35 val=0x66 SUCCESS
[   51.907504] sensor_write: reg=0x36 val=0x66, client=85632c00, adapter=i2c0, addr=0x37
[   51.907817] sensor_write: reg=0x36 val=0x66 SUCCESS
[   51.907826] sensor_write: reg=0x37 val=0x66, client=85632c00, adapter=i2c0, addr=0x37
[   51.908141] sensor_write: reg=0x37 val=0x66 SUCCESS
[   51.908150] sensor_write: reg=0x38 val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.908463] sensor_write: reg=0x38 val=0x62 SUCCESS
[   51.908471] sensor_write: reg=0x39 val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.908784] sensor_write: reg=0x39 val=0x62 SUCCESS
[   51.908793] sensor_write: reg=0x3a val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.909106] sensor_write: reg=0x3a val=0x62 SUCCESS
[   51.909114] sensor_write: reg=0x3b val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.909443] sensor_write: reg=0x3b val=0x62 SUCCESS
[   51.909453] sensor_write: reg=0x3c val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.909768] sensor_write: reg=0x3c val=0x62 SUCCESS
[   51.909778] sensor_write: reg=0x3d val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.910092] sensor_write: reg=0x3d val=0x62 SUCCESS
[   51.910100] sensor_write: reg=0x3e val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.910414] sensor_write: reg=0x3e val=0x62 SUCCESS
[   51.910422] sensor_write: reg=0x3f val=0x62, client=85632c00, adapter=i2c0, addr=0x37
[   51.910761] sensor_write: reg=0x3f val=0x62 SUCCESS
[   51.910771] sensor_write: reg=0xfe val=0x01, client=85632c00, adapter=i2c0, addr=0x37
[   51.911085] sensor_write: reg=0xfe val=0x01 SUCCESS
[   51.911094] sensor_write: reg=0x9a val=0x06, client=85632c00, adapter=i2c0, addr=0x37
[   51.911407] sensor_write: reg=0x9a val=0x06 SUCCESS
[   51.911416] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.911729] sensor_write: reg=0xfe val=0x00 SUCCESS
[   51.911738] sensor_write: reg=0x7b val=0x2a, client=85632c00, adapter=i2c0, addr=0x37
[   51.912050] sensor_write: reg=0x7b val=0x2a SUCCESS
[   51.912059] sensor_write: reg=0x23 val=0x2d, client=85632c00, adapter=i2c0, addr=0x37
[   51.912372] sensor_write: reg=0x23 val=0x2d SUCCESS
[   51.912380] sensor_write: reg=0xfe val=0x03, client=85632c00, adapter=i2c0, addr=0x37
[   51.912694] sensor_write: reg=0xfe val=0x03 SUCCESS
[   51.912702] sensor_write: reg=0x01 val=0x27, client=85632c00, adapter=i2c0, addr=0x37
[   51.913015] sensor_write: reg=0x01 val=0x27 SUCCESS
[   51.913023] sensor_write: reg=0x02 val=0x56, client=85632c00, adapter=i2c0, addr=0x37
[   51.913336] sensor_write: reg=0x02 val=0x56 SUCCESS
[   51.913344] sensor_write: reg=0x03 val=0x8e, client=85632c00, adapter=i2c0, addr=0x37
[   51.913658] sensor_write: reg=0x03 val=0x8e SUCCESS
[   51.913666] sensor_write: reg=0x12 val=0x80, client=85632c00, adapter=i2c0, addr=0x37
[   51.913979] sensor_write: reg=0x12 val=0x80 SUCCESS
[   51.913988] sensor_write: reg=0x13 val=0x07, client=85632c00, adapter=i2c0, addr=0x37
[   51.914300] sensor_write: reg=0x13 val=0x07 SUCCESS
[   51.914309] sensor_write: reg=0x15 val=0x12, client=85632c00, adapter=i2c0, addr=0x37
[   51.914622] sensor_write: reg=0x15 val=0x12 SUCCESS
[   51.914630] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   51.914943] sensor_write: reg=0xfe val=0x00 SUCCESS
[   51.914952] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   51.915265] sensor_write: reg=0x3e val=0x91 SUCCESS
[   51.915272] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   51.915278] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   51.915284] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   51.915291] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   51.915298] *** SENSOR_INIT: gc2053 enable=1 ***
[   51.915304] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   51.915310] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   51.915316] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   51.915323] *** ispcore_core_ops_init: ENTRY - sd=85f06400, on=1 ***
[   51.915330] *** ispcore_core_ops_init: sd->dev_priv=85f06400, sd->host_priv=85f06400 ***
[   51.915337] *** ispcore_core_ops_init: sd->pdev=c06ad510, sd->ops=c06adc18 ***
[   51.915343] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   51.915349] *** ispcore_core_ops_init: ISP device=85f60000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   51.915357] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   51.915366] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   51.915372] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   51.915378] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   51.915383] *** ispcore_core_ops_init: s0 (core_dev) = 85f06400 from sd->host_priv ***
[   51.915390] ispcore_core_ops_init: core_dev=85f06400, vic_dev=85f06000, vic_state=2
[   51.915394] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   51.915404] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   51.915412] *** VIC STATE 4: Initializing clocks for streaming ***
[   51.915418] *** Initializing CSI clocks (1 clocks) ***
[   51.915425] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   51.915432] isp_subdev_init_clks: Using platform data clock arrays: c06ad930
[   51.915439] isp_subdev_init_clks: Using platform data clock configs
[   51.915446] Platform data clock[0]: name=csi, rate=65535
[   51.915456] Clock csi enabled successfully
[   51.939174] CPM clock gates configured
[   51.939188] isp_subdev_init_clks: Successfully initialized 1 clocks
[   51.939195] *** Initializing VIC clocks (2 clocks) ***
[   51.939201] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   51.939208] isp_subdev_init_clks: Using platform data clock arrays: c06ada40
[   51.939216] isp_subdev_init_clks: Using platform data clock configs
[   51.939224] Platform data clock[0]: name=cgu_isp, rate=100000000
[   51.939236] Clock cgu_isp: set rate 100000000 Hz, result=0
[   51.939244] Clock cgu_isp enabled successfully
[   51.939250] Platform data clock[1]: name=isp, rate=65535
[   51.939258] Clock isp enabled successfully
root@ing-wyze-cam3-a000 ~# dmesg 
[   52.161475] tiziano_lsc_init: Initializing LSC processing
[   52.161480] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   52.161487] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   52.161494] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   52.161500] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   52.161506] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   52.161566] tiziano_ccm_init: Initializing Color Correction Matrix
[   52.161572] tiziano_ccm_init: Using linear CCM parameters
[   52.161578] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   52.161584] jz_isp_ccm: EV=64, CT=9984
[   52.161590] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   52.161596] cm_control: saturation=128
[   52.161602] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   52.161608] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   52.161613] tiziano_ccm_init: CCM initialized successfully
[   52.161618] tiziano_dmsc_init: Initializing DMSC processing
[   52.161624] tiziano_sharpen_init: Initializing Sharpening
[   52.161629] tiziano_sharpen_init: Using linear sharpening parameters
[   52.161634] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   52.161641] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   52.161647] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   52.161674] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   52.161680] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   52.161686] tiziano_sharpen_init: Sharpening initialized successfully
[   52.161691] tiziano_sdns_init: Initializing SDNS processing
[   52.161699] tiziano_sdns_init: Using linear SDNS parameters
[   52.161704] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   52.161712] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   52.161718] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   52.161750] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   52.161757] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   52.161762] tiziano_sdns_init: SDNS processing initialized successfully
[   52.161769] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   52.161774] tiziano_mdns_init: Using linear MDNS parameters
[   52.161784] tiziano_mdns_init: MDNS processing initialized successfully
[   52.161790] tiziano_clm_init: Initializing CLM processing
[   52.161794] tiziano_dpc_init: Initializing DPC processing
[   52.161800] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   52.161806] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   52.161813] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   52.161819] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   52.161834] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   52.161840] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   52.161846] tiziano_hldc_init: Initializing HLDC processing
[   52.161852] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   52.161858] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   52.161865] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   52.161872] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   52.161879] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   52.161886] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   52.161892] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   52.161900] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   52.161906] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   52.161913] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   52.161920] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   52.161927] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   52.161934] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   52.161939] tiziano_adr_params_refresh: Refreshing ADR parameters
[   52.161945] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   52.161950] tiziano_adr_params_init: Initializing ADR parameter arrays
[   52.161957] tisp_adr_set_params: Writing ADR parameters to registers
[   52.161990] tisp_adr_set_params: ADR parameters written to hardware
[   52.161995] tisp_event_set_cb: Setting callback for event 18
[   52.162002] tisp_event_set_cb: Event 18 callback set to c067db0c
[   52.162008] tisp_event_set_cb: Setting callback for event 2
[   52.162014] tisp_event_set_cb: Event 2 callback set to c067c610
[   52.162019] tiziano_adr_init: ADR processing initialized successfully
[   52.162026] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   52.162031] tiziano_bcsh_init: Initializing BCSH processing
[   52.162036] tiziano_ydns_init: Initializing YDNS processing
[   52.162041] tiziano_rdns_init: Initializing RDNS processing
[   52.162046] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   52.162052] tisp_event_init: Initializing ISP event system
[   52.162059] tisp_event_init: SAFE event system initialized with 20 nodes
[   52.162065] tisp_event_set_cb: Setting callback for event 4
[   52.162072] tisp_event_set_cb: Event 4 callback set to c067c63c
[   52.162077] tisp_event_set_cb: Setting callback for event 5
[   52.162083] tisp_event_set_cb: Event 5 callback set to c067cb04
[   52.162089] tisp_event_set_cb: Setting callback for event 7
[   52.162095] tisp_event_set_cb: Event 7 callback set to c067c6d0
[   52.162101] tisp_event_set_cb: Setting callback for event 9
[   52.162107] tisp_event_set_cb: Event 9 callback set to c067c758
[   52.162112] tisp_event_set_cb: Setting callback for event 8
[   52.162119] tisp_event_set_cb: Event 8 callback set to c067c81c
[   52.162124] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   52.162130] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   52.162136] tisp_param_operate_init: Initializing parameter operations
[   52.162144] tisp_netlink_init: Initializing netlink communication
[   52.162150] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   52.162182] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   52.162193] tisp_netlink_init: Netlink socket created successfully
[   52.162200] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   52.162205] tisp_code_create_tuning_node: Device already created, skipping
[   52.162212] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   52.162217] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   52.162224] *** ispcore_core_ops_init: Second tisp_init completed ***
[   52.162229] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   52.162238] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   52.162246] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   52.162252] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   52.162257] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   52.162263] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   52.162268] ispcore_core_ops_init: Complete, result=0<6>[   52.162275] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   52.162283] *** vic_core_ops_init: ENTRY - sd=85f06000, enable=1 ***
[   52.162289] *** vic_core_ops_init: vic_dev=85f06000, current state check ***
[   52.162296] *** vic_core_ops_init: current_state=3, enable=1 ***
[   52.162302] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   52.162309] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=1
[   52.162315] *** VIC device final state set to 2 (fully activated) ***
[   52.162320] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   52.162326] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   52.162332] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   52.162339] *** vic_core_ops_init: ENTRY - sd=85f06000, enable=1 ***
[   52.162345] *** vic_core_ops_init: vic_dev=85f06000, current state check ***
[   52.162351] *** vic_core_ops_init: current_state=2, enable=1 ***
[   52.162356] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   52.162362] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   52.162368] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   52.162374] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   52.162380] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   52.162387] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   52.162393] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   52.162399] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   52.162405] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   52.162411] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   52.162416] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   52.162422] tx_vic_enable_irq: Calling VIC interrupt callback
[   52.162428] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   52.162435] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   52.162441] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   52.162450] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   52.162457] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   52.162464] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   52.162471] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   52.162478] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   52.162483] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   52.162488] *** tx_vic_enable_irq: completed successfully ***
[   52.162494] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   52.162500] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   52.162506] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   52.162514] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   52.162521] *** ispcore_core_ops_init: ENTRY - sd=85f06400, on=1 ***
[   52.162528] *** ispcore_core_ops_init: sd->dev_priv=85f06400, sd->host_priv=85f06400 ***
[   52.162535] *** ispcore_core_ops_init: sd->pdev=c06ad510, sd->ops=c06adc18 ***
[   52.162541] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   52.162546] *** ispcore_core_ops_init: ISP device=85f60000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   52.162554] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   52.162563] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   52.162570] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   52.162576] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   52.162581] *** ispcore_core_ops_init: s0 (core_dev) = 85f06400 from sd->host_priv ***
[   52.162588] ispcore_core_ops_init: core_dev=85f06400, vic_dev=85f06000, vic_state=3
[   52.162592] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   52.162602] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   52.162610] *** VIC STATE 4: Initializing clocks for streaming ***
[   52.162616] *** Initializing CSI clocks (1 clocks) ***
[   52.162622] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   52.162628] isp_subdev_init_clks: Using platform data clock arrays: c06ad930
[   52.162634] isp_subdev_init_clks: Using platform data clock configs
[   52.162641] Platform data clock[0]: name=csi, rate=65535
[   52.162650] Clock csi enabled successfully
[   52.189139] CPM clock gates configured
[   52.189151] isp_subdev_init_clks: Successfully initialized 1 clocks
[   52.189158] *** Initializing VIC clocks (2 clocks) ***
[   52.189164] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   52.189171] isp_subdev_init_clks: Using platform data clock arrays: c06ada40
[   52.189178] isp_subdev_init_clks: Using platform data clock configs
[   52.189186] Platform data clock[0]: name=cgu_isp, rate=100000000
[   52.189196] Clock cgu_isp: set rate 100000000 Hz, result=0
[   52.189202] Clock cgu_isp enabled successfully
[   52.189208] Platform data clock[1]: name=isp, rate=65535
[   52.189215] Clock isp enabled successfully
[   52.219129] CPM clock gates configured
[   52.219138] isp_subdev_init_clks: Successfully initialized 2 clocks
[   52.219144] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   52.219152] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   52.219158] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   52.219164] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   52.219169] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   52.219175] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   52.219182] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   52.219189] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   52.219194] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   52.219200] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   52.219205] tisp_event_init: Initializing ISP event system
[   52.219213] tisp_event_init: SAFE event system initialized with 20 nodes
[   52.219219] tisp_event_set_cb: Setting callback for event 4
[   52.219226] tisp_event_set_cb: Event 4 callback set to c067c63c
[   52.219231] tisp_event_set_cb: Setting callback for event 5
[   52.219238] tisp_event_set_cb: Event 5 callback set to c067cb04
[   52.219243] tisp_event_set_cb: Setting callback for event 7
[   52.219249] tisp_event_set_cb: Event 7 callback set to c067c6d0
[   52.219255] tisp_event_set_cb: Setting callback for event 9
[   52.219261] tisp_event_set_cb: Event 9 callback set to c067c758
[   52.219267] tisp_event_set_cb: Setting callback for event 8
[   52.219273] tisp_event_set_cb: Event 8 callback set to c067c81c
[   52.219280] *** system_irq_func_set: Registered handler c0674eb0 at index 13 ***
[   52.226954] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   52.226964] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   52.226972] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   52.226978] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   52.226986] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   52.226992] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   52.226999] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   52.227006] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   52.227013] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   52.227020] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   52.227027] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   52.227034] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   52.227040] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   52.227048] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   52.227054] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   52.227061] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   52.227068] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   52.227073] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   52.227080] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   52.227086] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   52.227093] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   52.227100] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   52.227106] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   52.227111] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   52.227118] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   52.227124] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   52.227132] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   52.227138] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   52.227144] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   52.227152] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   52.227158] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   52.227165] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   52.227171] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   52.227178] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   52.227184] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   52.227192] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   52.227198] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   52.227204] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   52.227211] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   52.227218] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   52.227224] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   52.227231] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   52.227238] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   52.227243] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   52.227251] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   52.227258] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   52.227264] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   52.227271] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   52.227277] *** tisp_init: ISP control register set to enable processing pipeline ***
[   52.227284] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   52.227290] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   52.227296] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   52.227302] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   52.227308] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   52.227314] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   52.227324] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85f60000 ***
[   52.234781] *** isp_irq_handle: IRQ 37 received, dev_id=85f60000 ***
[   52.234786] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   52.242508] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85f60000 ***
[   52.249962] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   52.257679] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   52.265213] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   52.271404] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   52.279482] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c067d814 ***
[   52.287736] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   52.296979] ae0_interrupt_static: Processing AE0 static interrupt
[   52.296986] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   52.296992] ae0_interrupt_static: AE0 static interrupt processed
[   52.296998] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   52.305170] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   52.313776] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   52.313793] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   52.313800] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   52.313806] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   52.313812] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   52.313820] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   52.313827] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   52.313834] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   52.313840] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   52.313848] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   52.313853] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   52.313860] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   52.313866] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   52.313873] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   52.313879] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   52.313886] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   52.313892] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   52.313899] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   52.313908] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   52.313916] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   52.313922] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   52.313929] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   52.313936] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   52.313942] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   52.313948] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   52.313954] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   52.313959] *** This should eliminate green frames by enabling proper color processing ***
[   52.313966] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   52.313972] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   52.313979] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   52.313985] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   52.313992] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   52.313998] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   52.314005] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   52.314012] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   52.314018] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   52.314024] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   52.314029] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   52.314034] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   52.314040] *** tisp_init: Standard tuning parameters loaded successfully ***
[   52.314045] *** tisp_init: Custom tuning parameters loaded successfully ***
[   52.314052] tisp_set_csc_version: Setting CSC version 0
[   52.314058] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   52.314065] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   52.314070] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   52.314077] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   52.314084] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   52.314089] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   52.314094] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   52.314101] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   52.314108] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   52.314113] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   52.314120] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   52.314126] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   52.314132] *** tisp_init: ISP processing pipeline fully enabled ***
[   52.314138] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   52.314144] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   52.314150] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   52.314157] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   52.314164] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   52.314169] tisp_init: ISP memory buffers configured
[   52.314174] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   52.314182] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   52.314191] tiziano_ae_params_refresh: Refreshing AE parameters
[   52.314203] tiziano_ae_params_refresh: AE parameters refreshed
[   52.314209] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   52.314215] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   52.314220] tiziano_ae_para_addr: Setting up AE parameter addresses
[   52.314226] tiziano_ae_para_addr: AE parameter addresses configured
[   52.314232] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   52.314239] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   52.314246] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   52.314253] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   52.314260] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   52.314266] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   52.314274] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   52.314280] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aec2814 (Binary Ninja EXACT) ***
[   52.314287] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   52.314294] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   52.314300] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   52.314308] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   52.314313] tiziano_ae_set_hardware_param: Parameters written to AE0
[   52.314320] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   52.314326] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   52.314332] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   52.314339] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   52.314346] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   52.314352] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   52.314359] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   52.314366] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   52.314372] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   52.314379] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   52.314385] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   52.314392] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   52.314398] tiziano_ae_set_hardware_param: Parameters written to AE1
[   52.314403] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   52.314411] *** system_irq_func_set: Registered handler c067d814 at index 10 ***
[   52.322091] *** system_irq_func_set: Registered handler c067d908 at index 27 ***
[   52.329798] *** system_irq_func_set: Registered handler c067d814 at index 26 ***
[   52.337460] *** system_irq_func_set: Registered handler c067d9f0 at index 29 ***
[   52.345126] *** system_irq_func_set: Registered handler c067d97c at index 28 ***
[   52.352843] *** system_irq_func_set: Registered handler c067da64 at index 30 ***
[   52.360660] *** system_irq_func_set: Registered handler c067dab8 at index 20 ***
[   52.368954] *** system_irq_func_set: Registered handler c067db0c at index 18 ***
[   52.376666] *** system_irq_func_set: Registered handler c067db60 at index 31 ***
[   52.384334] *** system_irq_func_set: Registered handler c067dbb4 at index 11 ***
[   52.391999] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   52.392018] tiziano_deflicker_expt: Generated 119 LUT entries
[   52.392024] tisp_event_set_cb: Setting callback for event 1
[   52.392030] tisp_event_set_cb: Event 1 callback set to c067d414
[   52.392036] tisp_event_set_cb: Setting callback for event 6
[   52.392042] tisp_event_set_cb: Event 6 callback set to c067c974
[   52.392048] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   52.392054] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   52.392061] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   52.392069] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   52.392075] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   52.392080] tiziano_awb_init: AWB hardware blocks enabled
[   52.392086] tiziano_gamma_init: Initializing Gamma processing
[   52.392092] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   52.392151] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   52.392156] tiziano_gib_init: Initializing GIB processing
[   52.392162] tiziano_lsc_init: Initializing LSC processing
[   52.392167] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   52.392174] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   52.392180] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   52.392187] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   52.392193] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   52.392254] tiziano_ccm_init: Initializing Color Correction Matrix
[   52.392259] tiziano_ccm_init: Using linear CCM parameters
[   52.392264] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   52.392271] jz_isp_ccm: EV=64, CT=9984
[   52.392278] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   52.392283] cm_control: saturation=128
[   52.392288] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   52.392294] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   52.392300] tiziano_ccm_init: CCM initialized successfully
[   52.392305] tiziano_dmsc_init: Initializing DMSC processing
[   52.392310] tiziano_sharpen_init: Initializing Sharpening
[   52.392316] tiziano_sharpen_init: Using linear sharpening parameters
[   52.392321] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   52.392328] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   52.392334] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   52.392361] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   52.392368] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   52.392373] tiziano_sharpen_init: Sharpening initialized successfully
[   52.392378] tiziano_sdns_init: Initializing SDNS processing
[   52.392386] tiziano_sdns_init: Using linear SDNS parameters
[   52.392392] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   52.392399] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   52.392404] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   52.392438] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   52.392444] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   52.392450] tiziano_sdns_init: SDNS processing initialized successfully
[   52.392456] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   52.392461] tiziano_mdns_init: Using linear MDNS parameters
[   52.392472] tiziano_mdns_init: MDNS processing initialized successfully
[   52.392477] tiziano_clm_init: Initializing CLM processing
[   52.392482] tiziano_dpc_init: Initializing DPC processing
[   52.392487] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   52.392493] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   52.392500] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   52.392506] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   52.392520] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   52.392527] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   52.392532] tiziano_hldc_init: Initializing HLDC processing
[   52.392539] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   52.392545] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   52.392552] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   52.392559] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   52.392566] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   52.392572] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   52.392579] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   52.392586] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   52.392593] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   52.392600] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   52.392606] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   52.392614] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   52.392620] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   52.392626] tiziano_adr_params_refresh: Refreshing ADR parameters
[   52.392632] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   52.392637] tiziano_adr_params_init: Initializing ADR parameter arrays
[   52.392644] tisp_adr_set_params: Writing ADR parameters to registers
[   52.392676] tisp_adr_set_params: ADR parameters written to hardware
[   52.392682] tisp_event_set_cb: Setting callback for event 18
[   52.392688] tisp_event_set_cb: Event 18 callback set to c067db0c
[   52.392694] tisp_event_set_cb: Setting callback for event 2
[   52.392700] tisp_event_set_cb: Event 2 callback set to c067c610
[   52.392706] tiziano_adr_init: ADR processing initialized successfully
[   52.392712] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   52.392717] tiziano_bcsh_init: Initializing BCSH processing
[   52.392722] tiziano_ydns_init: Initializing YDNS processing
[   52.392728] tiziano_rdns_init: Initializing RDNS processing
[   52.392732] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   52.392746] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f48000 (Binary Ninja EXACT) ***
[   52.392754] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f49000 (Binary Ninja EXACT) ***
[   52.392760] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f4a000 (Binary Ninja EXACT) ***
[   52.392767] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f4b000 (Binary Ninja EXACT) ***
[   52.392774] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f4c000 (Binary Ninja EXACT) ***
[   52.392781] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f4c800 (Binary Ninja EXACT) ***
[   52.392788] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f4d000 (Binary Ninja EXACT) ***
[   52.392794] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f4d800 (Binary Ninja EXACT) ***
[   52.392801] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   52.392807] *** tisp_init: AE0 buffer allocated at 0x05f48000 ***
[   52.392814] *** CRITICAL FIX: data_b2f3c initialized to 0x85f48000 (prevents stack corruption) ***
[   52.392822] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f50000 (Binary Ninja EXACT) ***
[   52.392829] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f51000 (Binary Ninja EXACT) ***
[   52.392836] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f52000 (Binary Ninja EXACT) ***
[   52.392843] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f53000 (Binary Ninja EXACT) ***
[   52.392850] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f54000 (Binary Ninja EXACT) ***
[   52.392856] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f54800 (Binary Ninja EXACT) ***
[   52.392863] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f55000 (Binary Ninja EXACT) ***
[   52.392870] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f55800 (Binary Ninja EXACT) ***
[   52.392877] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   52.392883] *** tisp_init: AE1 buffer allocated at 0x05f50000 ***
[   52.392888] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   52.392894] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   52.392901] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   52.392907] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   52.392913] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   52.392918] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   52.392926] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   52.392934] tiziano_ae_params_refresh: Refreshing AE parameters
[   52.392944] tiziano_ae_params_refresh: AE parameters refreshed
[   52.392950] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   52.392956] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   52.392961] tiziano_ae_para_addr: Setting up AE parameter addresses
[   52.392966] tiziano_ae_para_addr: AE parameter addresses configured
[   52.392973] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   52.392980] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   52.392987] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   52.392994] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   52.393000] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   52.393007] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   52.393014] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   52.393021] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aec2814 (Binary Ninja EXACT) ***
[   52.393028] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   52.393034] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   52.393041] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   52.393048] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   52.393054] tiziano_ae_set_hardware_param: Parameters written to AE0
[   52.393060] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   52.393066] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   52.393073] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   52.393079] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   52.393086] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   52.393092] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   52.393099] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   52.393105] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   52.393112] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   52.393118] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   52.393125] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   52.393132] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   52.393137] tiziano_ae_set_hardware_param: Parameters written to AE1
[   52.393143] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   52.393150] *** system_irq_func_set: Registered handler c067d814 at index 10 ***
[   52.400802] *** system_irq_func_set: Registered handler c067d908 at index 27 ***
[   52.408502] *** system_irq_func_set: Registered handler c067d814 at index 26 ***
[   52.416224] *** system_irq_func_set: Registered handler c067d9f0 at index 29 ***
[   52.424024] *** system_irq_func_set: Registered handler c067d97c at index 28 ***
[   52.431715] *** system_irq_func_set: Registered handler c067da64 at index 30 ***
[   52.439390] *** system_irq_func_set: Registered handler c067dab8 at index 20 ***
[   52.447022] *** system_irq_func_set: Registered handler c067db0c at index 18 ***
[   52.454755] *** system_irq_func_set: Registered handler c067db60 at index 31 ***
[   52.462515] *** system_irq_func_set: Registered handler c067dbb4 at index 11 ***
[   52.470729] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   52.470751] tiziano_deflicker_expt: Generated 119 LUT entries
[   52.470758] tisp_event_set_cb: Setting callback for event 1
[   52.470766] tisp_event_set_cb: Event 1 callback set to c067d414
[   52.470771] tisp_event_set_cb: Setting callback for event 6
[   52.470778] tisp_event_set_cb: Event 6 callback set to c067c974
[   52.470783] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   52.470789] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   52.470796] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   52.470804] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   52.470810] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   52.470816] tiziano_awb_init: AWB hardware blocks enabled
[   52.470821] tiziano_gamma_init: Initializing Gamma processing
[   52.470826] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   52.470886] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   52.470892] tiziano_gib_init: Initializing GIB processing
[   52.470897] tiziano_lsc_init: Initializing LSC processing
[   52.470902] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   52.470909] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   52.470916] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   52.470922] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   52.470928] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   52.470988] tiziano_ccm_init: Initializing Color Correction Matrix
[   52.470994] tiziano_ccm_init: Using linear CCM parameters
[   52.470999] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   52.471006] jz_isp_ccm: EV=64, CT=9984
[   52.471012] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   52.471018] cm_control: saturation=128
[   52.471023] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   52.471030] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   52.471034] tiziano_ccm_init: CCM initialized successfully
[   52.471040] tiziano_dmsc_init: Initializing DMSC processing
[   52.471045] tiziano_sharpen_init: Initializing Sharpening
[   52.471050] tiziano_sharpen_init: Using linear sharpening parameters
[   52.471056] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   52.471062] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   52.471068] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   52.471094] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   52.471101] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   52.471106] tiziano_sharpen_init: Sharpening initialized successfully
[   52.471112] tiziano_sdns_init: Initializing SDNS processing
[   52.471120] tiziano_sdns_init: Using linear SDNS parameters
[   52.471126] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   52.471132] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   52.471138] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   52.471171] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   52.471178] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   52.471183] tiziano_sdns_init: SDNS processing initialized successfully
[   52.471190] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   52.471194] tiziano_mdns_init: Using linear MDNS parameters
[   52.471205] tiziano_mdns_init: MDNS processing initialized successfully
[   52.471210] tiziano_clm_init: Initializing CLM processing
[   52.471215] tiziano_dpc_init: Initializing DPC processing
[   52.471220] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   52.471227] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   52.471234] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   52.471239] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   52.471254] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   52.471260] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   52.471266] tiziano_hldc_init: Initializing HLDC processing
[   52.471272] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   52.471279] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   52.471285] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   52.471292] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   52.471299] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   52.471306] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   52.471312] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   52.471320] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   52.471326] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   52.471333] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   52.471340] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   52.471347] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   52.471354] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   52.471359] tiziano_adr_params_refresh: Refreshing ADR parameters
[   52.471365] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   52.471370] tiziano_adr_params_init: Initializing ADR parameter arrays
[   52.471377] tisp_adr_set_params: Writing ADR parameters to registers
[   52.471409] tisp_adr_set_params: ADR parameters written to hardware
[   52.471415] tisp_event_set_cb: Setting callback for event 18
[   52.471421] tisp_event_set_cb: Event 18 callback set to c067db0c
[   52.471427] tisp_event_set_cb: Setting callback for event 2
[   52.471433] tisp_event_set_cb: Event 2 callback set to c067c610
[   52.471438] tiziano_adr_init: ADR processing initialized successfully
[   52.471444] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   52.471450] tiziano_bcsh_init: Initializing BCSH processing
[   52.471455] tiziano_ydns_init: Initializing YDNS processing
[   52.471460] tiziano_rdns_init: Initializing RDNS processing
[   52.471465] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   52.471470] tisp_event_init: Initializing ISP event system
[   52.471478] tisp_event_init: SAFE event system initialized with 20 nodes
[   52.471484] tisp_event_set_cb: Setting callback for event 4
[   52.471490] tisp_event_set_cb: Event 4 callback set to c067c63c
[   52.471495] tisp_event_set_cb: Setting callback for event 5
[   52.471502] tisp_event_set_cb: Event 5 callback set to c067cb04
[   52.471507] tisp_event_set_cb: Setting callback for event 7
[   52.471514] tisp_event_set_cb: Event 7 callback set to c067c6d0
[   52.471519] tisp_event_set_cb: Setting callback for event 9
[   52.471525] tisp_event_set_cb: Event 9 callback set to c067c758
[   52.471531] tisp_event_set_cb: Setting callback for event 8
[   52.471537] tisp_event_set_cb: Event 8 callback set to c067c81c
[   52.471542] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   52.471548] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   52.471554] tisp_param_operate_init: Initializing parameter operations
[   52.471562] tisp_netlink_init: Initializing netlink communication
[   52.471567] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   52.471597] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   52.471610] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   52.471622] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   52.471628] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   52.471634] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   52.471640] tisp_code_create_tuning_node: Device already created, skipping
[   52.471646] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   52.471652] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   52.471658] *** ispcore_core_ops_init: Second tisp_init completed ***
[   52.471663] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   52.471672] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   52.471680] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   52.471686] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   52.471691] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   52.471697] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   52.471702] ispcore_core_ops_init: Complete, result=0<6>[   52.471707] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   52.471714] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   52.471721] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   52.471727] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   52.471735] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   52.471741] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   52.471749] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=1
[   52.471755] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   52.471764] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   52.471771] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   52.471778] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   52.471784] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   52.549130] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   52.549143] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   52.549152] *** vic_core_ops_init: ENTRY - sd=85f06000, enable=1 ***
[   52.549158] *** vic_core_ops_init: vic_dev=85f06000, current state check ***
[   52.549164] *** vic_core_ops_init: current_state=3, enable=1 ***
[   52.549170] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   52.549176] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   52.549184] *** SENSOR_INIT: gc2053 enable=1 ***
[   52.549190] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   52.549196] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   52.549202] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   52.549208] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   52.549215] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   52.549221] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   52.549227] csi_video_s_stream: sd=85217800, enable=1
[   52.549234] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   52.549240] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   52.549246] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   52.549253] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f06000, enable=1 ***
[   52.549259] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   52.549264] *** vic_core_s_stream: STREAM ON ***
[   52.549270] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   52.549276] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   52.549282] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   52.549288] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   52.549296] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   52.549302] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   52.549310] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[   52.549316] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   52.549322] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   52.549328] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   52.549334] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   52.549339] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   52.549345] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   52.579153] MIPI interface configuration
[   52.579167] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   52.579173] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   52.579179] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   52.579185] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   52.579192] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   52.579199] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   52.579205] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   52.591063] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   52.591069] *** Continuing anyway to prevent infinite hang ***
[   52.591075] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   52.591081] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   52.591087] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   52.591093] tx_isp_vic_start: Linear mode enabled
[   52.591098] *** VIC start completed - vic_start_ok = 1 ***
[   52.591105] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   52.591111] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   52.591117] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   52.591124] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   52.591131] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   52.591139] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   52.591145] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   52.591151] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   52.591157] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   52.591164] ispvic_frame_channel_s_stream: arg1=85f06000, arg2=1
[   52.591170] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f06000
[   52.591177] ispvic_frame_channel_s_stream[2524]: streamon
[   52.591183] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   52.591189] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   52.591195] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   52.591201] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   52.591206] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   52.591214] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   52.591219] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   52.591227] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   52.591233] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   52.591238] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   52.591243] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   52.591250] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   52.591256] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   52.591264] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   52.591271] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   52.591279] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   52.591287] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   52.591294] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   52.591300] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   52.591306] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   52.591311] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   52.591319] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   52.591333] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   52.591340] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   52.591345] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   52.591351] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   52.591357] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   52.591363] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   52.591375] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   52.591384] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   52.591449] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   52.591461] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   52.591467] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   52.591477] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   52.591483] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   52.591488] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   52.591497] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   52.591505] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   52.592541] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   52.592548] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   52.592553] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   52.592661] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   52.592769] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   52.592777] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   52.592782] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   52.592788] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   52.592794] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   52.592799] tx_vic_enable_irq: Calling VIC interrupt callback
[   52.592805] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   52.592812] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   52.592817] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   52.592827] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   52.592833] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   52.592841] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   52.592847] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   52.592853] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   52.592859] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   52.592865] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   52.592827] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   52.592833] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   52.592841] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   52.592847] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   52.592853] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   52.592859] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   52.592865] *** tx_vic_enable_irq: completed successfully ***
[   52.852993] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   52.853005] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   52.853011] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   52.853018] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   52.853025] ispcore_slake_module: VIC device=85f06000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   52.853034] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   52.853043] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   52.853050] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   52.853055] ispcore_slake_module: Using sensor attributes from connected sensor
[   52.853062] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=85f60000, sensor_attr=c06d80cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   52.853071] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   52.853081] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   52.853086] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   52.853093] *** tisp_init: Invalid sensor dimensions 56296x49254, using defaults 1920x1080 ***
[   52.853100] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   52.853106] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   52.853112] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   52.853117] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   52.853123] tisp_event_init: Initializing ISP event system
[   52.853130] tisp_event_init: SAFE event system initialized with 20 nodes
[   52.853136] tisp_event_set_cb: Setting callback for event 4
[   52.853143] tisp_event_set_cb: Event 4 callback set to c067c63c
[   52.853148] tisp_event_set_cb: Setting callback for event 5
[   52.853155] tisp_event_set_cb: Event 5 callback set to c067cb04
[   52.853160] tisp_event_set_cb: Setting callback for event 7
[   52.853167] tisp_event_set_cb: Event 7 callback set to c067c6d0
[   52.853172] tisp_event_set_cb: Setting callback for event 9
[   52.853178] tisp_event_set_cb: Event 9 callback set to c067c758
[   52.853184] tisp_event_set_cb: Setting callback for event 8
[   52.853190] tisp_event_set_cb: Event 8 callback set to c067c81c
[   52.853197] *** system_irq_func_set: Registered handler c0674eb0 at index 13 ***
[   52.860943] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   52.860953] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   52.860961] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   52.860967] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   52.860975] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   52.860981] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   52.860989] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   52.860996] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   52.861003] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   52.861011] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   52.861119] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   52.861129] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   52.861135] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   52.861143] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   52.861149] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   52.861156] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   52.861163] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   52.861168] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   52.861175] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   52.861181] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   52.861188] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   52.861195] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   52.861201] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   52.861206] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   52.861213] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   52.861220] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   52.861227] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   52.861233] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   52.861240] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   52.861247] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   52.861254] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   52.861261] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   52.861266] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   52.861273] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   52.861280] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   52.861287] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   52.861293] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   52.861300] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   52.861307] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   52.861313] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   52.861320] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   52.861326] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   52.861333] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   52.861339] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   52.861347] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   52.861354] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   52.861360] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   52.861367] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   52.861372] *** tisp_init: ISP control register set to enable processing pipeline ***
[   52.861379] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   52.861385] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   52.861391] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   52.861397] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   52.861403] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   52.861410] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   52.861419] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85f60000 ***
[   52.868871] *** isp_irq_handle: IRQ 37 received, dev_id=85f60000 ***
[   52.868877] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   52.876601] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85f60000 ***
[   52.884057] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   52.891771] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   52.899316] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   52.905509] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   52.913585] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c067d814 ***
[   52.921842] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   52.931089] ae0_interrupt_static: Processing AE0 static interrupt
[   52.931095] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   52.931101] ae0_interrupt_static: AE0 static interrupt processed
[   52.931107] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   52.939277] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   52.947193] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   52.947205] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   52.947211] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   52.947217] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   52.947223] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   52.947231] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   52.947238] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   52.947245] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   52.947251] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   52.947258] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   52.947264] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   52.947270] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   52.947277] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   52.947283] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   52.947290] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   52.947296] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   52.947303] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   52.947310] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   52.947318] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   52.947325] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   52.947332] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   52.947339] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   52.947345] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   52.947352] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   52.947357] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   52.947363] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   52.947369] *** This should eliminate green frames by enabling proper color processing ***
[   52.947375] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   52.947381] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   52.947388] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   52.947395] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   52.947401] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   52.947408] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   52.947415] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   52.947421] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   52.947427] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   52.947433] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   52.947438] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   52.947444] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   52.947449] *** tisp_init: Standard tuning parameters loaded successfully ***
[   52.947455] *** tisp_init: Custom tuning parameters loaded successfully ***
[   52.947461] tisp_set_csc_version: Setting CSC version 0
[   52.947467] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   52.947474] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   52.947479] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   52.947486] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   52.947493] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   52.947498] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   52.947503] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   52.947510] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   52.947517] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   52.947522] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   52.947529] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   52.947535] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   52.947541] *** tisp_init: ISP processing pipeline fully enabled ***
[   52.947547] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   52.947553] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   52.947559] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   52.947566] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   52.947573] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   52.947577] tisp_init: ISP memory buffers configured
[   52.947583] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   52.947590] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   52.947599] tiziano_ae_params_refresh: Refreshing AE parameters
[   52.947610] tiziano_ae_params_refresh: AE parameters refreshed
[   52.947616] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   52.947622] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   52.947627] tiziano_ae_para_addr: Setting up AE parameter addresses
[   52.947633] tiziano_ae_para_addr: AE parameter addresses configured
[   52.947639] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   52.947647] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   52.947653] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   52.947660] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   52.947667] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   52.947674] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   52.947681] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   52.947688] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aec2814 (Binary Ninja EXACT) ***
[   52.947695] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   52.947701] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   52.947708] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   52.947715] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   52.947721] tiziano_ae_set_hardware_param: Parameters written to AE0
[   52.947727] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   52.947733] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   52.947740] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   52.947747] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   52.947753] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   52.947759] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   52.947766] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   52.947773] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   52.947779] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   52.947785] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   52.947792] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   52.947799] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   52.947805] tiziano_ae_set_hardware_param: Parameters written to AE1
[   52.947810] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   52.947818] *** system_irq_func_set: Registered handler c067d814 at index 10 ***
[   52.955463] *** system_irq_func_set: Registered handler c067d908 at index 27 ***
[   52.963203] *** system_irq_func_set: Registered handler c067d814 at index 26 ***
[   52.971022] *** system_irq_func_set: Registered handler c067d9f0 at index 29 ***
[   52.978704] *** system_irq_func_set: Registered handler c067d97c at index 28 ***
[   52.986361] *** system_irq_func_set: Registered handler c067da64 at index 30 ***
[   52.994035] *** system_irq_func_set: Registered handler c067dab8 at index 20 ***
[   53.001681] *** system_irq_func_set: Registered handler c067db0c at index 18 ***
[   53.009335] *** system_irq_func_set: Registered handler c067db60 at index 31 ***
[   53.016985] *** system_irq_func_set: Registered handler c067dbb4 at index 11 ***
[   53.024650] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   53.024668] tiziano_deflicker_expt: Generated 119 LUT entries
[   53.024674] tisp_event_set_cb: Setting callback for event 1
[   53.024681] tisp_event_set_cb: Event 1 callback set to c067d414
[   53.024687] tisp_event_set_cb: Setting callback for event 6
[   53.024693] tisp_event_set_cb: Event 6 callback set to c067c974
[   53.024699] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   53.024705] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   53.024711] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   53.024719] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   53.024725] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   53.024731] tiziano_awb_init: AWB hardware blocks enabled
[   53.024736] tiziano_gamma_init: Initializing Gamma processing
[   53.024741] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   53.024801] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   53.024806] tiziano_gib_init: Initializing GIB processing
[   53.024811] tiziano_lsc_init: Initializing LSC processing
[   53.024817] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   53.024823] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   53.024830] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   53.024837] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   53.024842] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   53.024904] tiziano_ccm_init: Initializing Color Correction Matrix
[   53.024909] tiziano_ccm_init: Using linear CCM parameters
[   53.024915] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   53.024922] jz_isp_ccm: EV=64, CT=9984
[   53.024928] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   53.024934] cm_control: saturation=128
[   53.024939] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   53.024946] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   53.024951] tiziano_ccm_init: CCM initialized successfully
[   53.024957] tiziano_dmsc_init: Initializing DMSC processing
[   53.024962] tiziano_sharpen_init: Initializing Sharpening
[   53.024967] tiziano_sharpen_init: Using linear sharpening parameters
[   53.024973] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   53.024979] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   53.024985] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   53.025012] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   53.025019] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   53.025024] tiziano_sharpen_init: Sharpening initialized successfully
[   53.025029] tiziano_sdns_init: Initializing SDNS processing
[   53.025037] tiziano_sdns_init: Using linear SDNS parameters
[   53.025043] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   53.025050] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   53.025055] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   53.025089] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   53.025095] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   53.025101] tiziano_sdns_init: SDNS processing initialized successfully
[   53.025107] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   53.025113] tiziano_mdns_init: Using linear MDNS parameters
[   53.025123] tiziano_mdns_init: MDNS processing initialized successfully
[   53.025129] tiziano_clm_init: Initializing CLM processing
[   53.025133] tiziano_dpc_init: Initializing DPC processing
[   53.025139] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   53.025145] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   53.025152] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   53.025157] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   53.025172] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   53.025179] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   53.025184] tiziano_hldc_init: Initializing HLDC processing
[   53.025191] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   53.025197] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   53.025204] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   53.025211] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   53.025218] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   53.025225] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   53.025231] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   53.025238] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   53.025245] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   53.025252] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   53.025259] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   53.025266] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   53.025273] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   53.025278] tiziano_adr_params_refresh: Refreshing ADR parameters
[   53.025284] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   53.025289] tiziano_adr_params_init: Initializing ADR parameter arrays
[   53.025296] tisp_adr_set_params: Writing ADR parameters to registers
[   53.025329] tisp_adr_set_params: ADR parameters written to hardware
[   53.025334] tisp_event_set_cb: Setting callback for event 18
[   53.025341] tisp_event_set_cb: Event 18 callback set to c067db0c
[   53.025347] tisp_event_set_cb: Setting callback for event 2
[   53.025353] tisp_event_set_cb: Event 2 callback set to c067c610
[   53.025358] tiziano_adr_init: ADR processing initialized successfully
[   53.025365] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   53.025369] tiziano_bcsh_init: Initializing BCSH processing
[   53.025375] tiziano_ydns_init: Initializing YDNS processing
[   53.025380] tiziano_rdns_init: Initializing RDNS processing
[   53.025385] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   53.025399] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1138000 (Binary Ninja EXACT) ***
[   53.025406] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1139000 (Binary Ninja EXACT) ***
[   53.025413] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x113a000 (Binary Ninja EXACT) ***
[   53.025420] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x113b000 (Binary Ninja EXACT) ***
[   53.025427] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x113c000 (Binary Ninja EXACT) ***
[   53.025434] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x113c800 (Binary Ninja EXACT) ***
[   53.025441] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x113d000 (Binary Ninja EXACT) ***
[   53.025447] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x113d800 (Binary Ninja EXACT) ***
[   53.025454] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   53.025461] *** tisp_init: AE0 buffer allocated at 0x01138000 ***
[   53.025467] *** CRITICAL FIX: data_b2f3c initialized to 0x81138000 (prevents stack corruption) ***
[   53.025475] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x2020000 (Binary Ninja EXACT) ***
[   53.025482] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x2021000 (Binary Ninja EXACT) ***
[   53.025489] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x2022000 (Binary Ninja EXACT) ***
[   53.025496] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x2023000 (Binary Ninja EXACT) ***
[   53.025503] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x2024000 (Binary Ninja EXACT) ***
[   53.025510] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x2024800 (Binary Ninja EXACT) ***
[   53.025517] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x2025000 (Binary Ninja EXACT) ***
[   53.025524] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x2025800 (Binary Ninja EXACT) ***
[   53.025531] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   53.025537] *** tisp_init: AE1 buffer allocated at 0x02020000 ***
[   53.025542] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   53.025548] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   53.025553] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   53.025560] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   53.025565] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   53.025573] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   53.025581] tiziano_ae_params_refresh: Refreshing AE parameters
[   53.025591] tiziano_ae_params_refresh: AE parameters refreshed
[   53.025597] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   53.025603] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   53.025609] tiziano_ae_para_addr: Setting up AE parameter addresses
[   53.025614] tiziano_ae_para_addr: AE parameter addresses configured
[   53.025621] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   53.025627] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   53.025635] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   53.025641] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   53.025648] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   53.025655] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   53.025662] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   53.025669] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aec2814 (Binary Ninja EXACT) ***
[   53.025675] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   53.025682] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   53.025689] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   53.025696] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   53.025701] tiziano_ae_set_hardware_param: Parameters written to AE0
[   53.025708] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   53.025714] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   53.025721] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   53.025727] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   53.025734] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   53.025741] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   53.025747] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   53.025753] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   53.025760] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   53.025767] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   53.025773] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   53.025780] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   53.025785] tiziano_ae_set_hardware_param: Parameters written to AE1
[   53.025791] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   53.025799] *** system_irq_func_set: Registered handler c067d814 at index 10 ***
[   53.033457] *** system_irq_func_set: Registered handler c067d908 at index 27 ***
[   53.041171] *** system_irq_func_set: Registered handler c067d814 at index 26 ***
[   53.048803] *** system_irq_func_set: Registered handler c067d9f0 at index 29 ***
[   53.056464] *** system_irq_func_set: Registered handler c067d97c at index 28 ***
[   53.064253] *** system_irq_func_set: Registered handler c067da64 at index 30 ***
[   53.073157] *** system_irq_func_set: Registered handler c067dab8 at index 20 ***
[   53.080815] *** system_irq_func_set: Registered handler c067db0c at index 18 ***
[   53.088515] *** system_irq_func_set: Registered handler c067db60 at index 31 ***
[   53.096162] *** system_irq_func_set: Registered handler c067dbb4 at index 11 ***
[   53.103827] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   53.103845] tiziano_deflicker_expt: Generated 119 LUT entries
[   53.103851] tisp_event_set_cb: Setting callback for event 1
[   53.103858] tisp_event_set_cb: Event 1 callback set to c067d414
[   53.103863] tisp_event_set_cb: Setting callback for event 6
[   53.103870] tisp_event_set_cb: Event 6 callback set to c067c974
[   53.103875] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   53.103881] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   53.103889] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   53.103897] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   53.103903] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   53.103909] tiziano_awb_init: AWB hardware blocks enabled
[   53.103914] tiziano_gamma_init: Initializing Gamma processing
[   53.103919] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   53.103979] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   53.103985] tiziano_gib_init: Initializing GIB processing
[   53.103990] tiziano_lsc_init: Initializing LSC processing
[   53.103995] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   53.104002] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   53.104009] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   53.104015] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   53.104021] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   53.104082] tiziano_ccm_init: Initializing Color Correction Matrix
[   53.104087] tiziano_ccm_init: Using linear CCM parameters
[   53.104093] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   53.104100] jz_isp_ccm: EV=64, CT=9984
[   53.104107] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   53.104112] cm_control: saturation=128
[   53.104117] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   53.104124] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   53.104129] tiziano_ccm_init: CCM initialized successfully
[   53.104135] tiziano_dmsc_init: Initializing DMSC processing
[   53.104139] tiziano_sharpen_init: Initializing Sharpening
[   53.104145] tiziano_sharpen_init: Using linear sharpening parameters
[   53.104151] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   53.104157] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   53.104163] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   53.104190] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   53.104197] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   53.104202] tiziano_sharpen_init: Sharpening initialized successfully
[   53.104207] tiziano_sdns_init: Initializing SDNS processing
[   53.104215] tiziano_sdns_init: Using linear SDNS parameters
[   53.104221] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   53.104228] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   53.104233] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   53.104266] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   53.104273] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   53.104279] tiziano_sdns_init: SDNS processing initialized successfully
[   53.104285] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   53.104290] tiziano_mdns_init: Using linear MDNS parameters
[   53.104300] tiziano_mdns_init: MDNS processing initialized successfully
[   53.104305] tiziano_clm_init: Initializing CLM processing
[   53.104311] tiziano_dpc_init: Initializing DPC processing
[   53.104316] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   53.104322] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   53.104329] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   53.104335] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   53.104349] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   53.104356] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   53.104362] tiziano_hldc_init: Initializing HLDC processing
[   53.104368] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   53.104375] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   53.104381] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   53.104388] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   53.104395] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   53.104402] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   53.104409] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   53.104416] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   53.104423] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   53.104429] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   53.104436] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   53.104443] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   53.104450] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   53.104455] tiziano_adr_params_refresh: Refreshing ADR parameters
[   53.104461] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   53.104467] tiziano_adr_params_init: Initializing ADR parameter arrays
[   53.104473] tisp_adr_set_params: Writing ADR parameters to registers
[   53.104506] tisp_adr_set_params: ADR parameters written to hardware
[   53.104511] tisp_event_set_cb: Setting callback for event 18
[   53.104518] tisp_event_set_cb: Event 18 callback set to c067db0c
[   53.104524] tisp_event_set_cb: Setting callback for event 2
[   53.104530] tisp_event_set_cb: Event 2 callback set to c067c610
[   53.104535] tiziano_adr_init: ADR processing initialized successfully
[   53.104542] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   53.104547] tiziano_bcsh_init: Initializing BCSH processing
[   53.104552] tiziano_ydns_init: Initializing YDNS processing
[   53.104557] tiziano_rdns_init: Initializing RDNS processing
[   53.104562] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   53.104567] tisp_event_init: Initializing ISP event system
[   53.104575] tisp_event_init: SAFE event system initialized with 20 nodes
[   53.104581] tisp_event_set_cb: Setting callback for event 4
[   53.104587] tisp_event_set_cb: Event 4 callback set to c067c63c
[   53.104593] tisp_event_set_cb: Setting callback for event 5
[   53.104599] tisp_event_set_cb: Event 5 callback set to c067cb04
[   53.104605] tisp_event_set_cb: Setting callback for event 7
[   53.104611] tisp_event_set_cb: Event 7 callback set to c067c6d0
[   53.104617] tisp_event_set_cb: Setting callback for event 9
[   53.104623] tisp_event_set_cb: Event 9 callback set to c067c758
[   53.104628] tisp_event_set_cb: Setting callback for event 8
[   53.104635] tisp_event_set_cb: Event 8 callback set to c067c81c
[   53.104640] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   53.104646] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   53.104652] tisp_param_operate_init: Initializing parameter operations
[   53.104659] tisp_netlink_init: Initializing netlink communication
[   53.104665] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   53.104696] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   53.104711] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   53.104723] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   53.104729] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   53.104735] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   53.104741] tisp_code_create_tuning_node: Device already created, skipping
[   53.104747] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   53.104753] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   53.104760] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   53.104767] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   53.104775] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   53.104783] tx_isp_subdev_pipo: entry - sd=85f06000, arg=85f60000
[   53.104790] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f06000
[   53.104795] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   53.104801] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   53.104807] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   53.104812] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   53.104818] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   53.104823] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[   53.104829] *** Buffers will be allocated on-demand during QBUF operations ***
[   53.104835] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   53.104842] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   53.104848] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   53.104854] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   53.104860] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   53.104867] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   53.104873] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   53.104879] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   53.104885] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   53.104891] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   53.104897] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   53.104903] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   53.104909] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   53.104915] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   53.104921] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   53.104927] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.104934] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   53.104941] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   53.104947] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   53.104953] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   53.104959] ispvic_frame_channel_s_stream: arg1=85f06000, arg2=1
[   53.104965] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f06000
[   53.104972] ispvic_frame_channel_s_stream[2524]: streamon
[   53.104979] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   53.104985] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   53.104991] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   53.104996] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   53.105001] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   53.105009] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   53.105015] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   53.105022] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   53.105027] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   53.105033] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   53.105039] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   53.105045] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   53.105051] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   53.105059] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   53.105067] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   53.105075] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   53.105082] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   53.105090] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   53.105096] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   53.105101] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   53.105107] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   53.105114] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   53.105120] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   53.105126] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   53.105133] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f06000, enable=1 ***
[   53.105139] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   53.105144] *** vic_core_s_stream: STREAM ON ***
[   53.105149] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   53.105155] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   53.105161] tx_isp_subdev_pipo: completed successfully, returning 0
[   53.105167] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   53.105171] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   53.105180] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   53.105187] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   53.105195] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   53.105203] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   53.105211] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85f60000, isp_dev->subdevs=85f63274 ***
[   53.105223] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   53.105230] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   53.105236] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   53.105241] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   53.105248] csi_video_s_stream: sd=85217800, enable=0
[   53.105255] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   53.105260] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   53.105268] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=0
[   53.105275] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   53.105281] tx_isp_csi_slake_subdev: Disabled clock 0
[   53.105287] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   53.105293] ispcore_slake_module: CSI slake success
[   53.105297] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   53.105303] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f06000 ***
[   53.105310] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f06000, current state=1 ***
[   53.105317] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   53.105321] ispcore_slake_module: VIC slake success
[   53.105327] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   53.105332] ispcore_slake_module: Managing ISP clocks
[   53.105337] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   53.105344] ispcore_slake_module: Complete, result=0<6>[   53.105350] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   53.105356] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   53.105363] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   53.105369] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   53.105377] gc2053: s_stream called with enable=1
[   53.105384] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.105390] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.105396] gc2053: About to write streaming registers for interface 1
[   53.105402] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.105412] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.105736] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.105744] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.105753] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.106077] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.106085] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.106091] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.106098] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.106104] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.106110] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.106116] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   53.106123] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   53.106129] gc2053: s_stream called with enable=1
[   53.106135] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.106141] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.106148] gc2053: About to write streaming registers for interface 1
[   53.106153] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.106162] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.106474] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.106481] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.106489] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.106803] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.106810] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.106817] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.106823] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.106829] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.106835] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.106841] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   53.106847] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   53.119147] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=1
[   53.119157] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   53.140050] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   53.140071] ISP IOCTL: cmd=0x800456d0 arg=0x7fdc3580
[   53.140078] TX_ISP_VIDEO_LINK_SETUP: config=0
[   53.140084] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   53.140091] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   53.140097] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   53.140103] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   53.140111] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   53.140118] VIC activated: state 1 -> 2 (READY)
[   53.140125] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   53.140131] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   53.140137] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   53.140143] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   53.140149] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   53.140155] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   53.140163] csi_video_s_stream: sd=85217800, enable=1
[   53.140169] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   53.140177] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f06000, enable=1 ***
[   53.140183] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   53.140189] *** vic_core_s_stream: STREAM ON ***
[   53.140194] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   53.140200] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   53.140206] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   53.140212] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.140221] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   53.140227] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   53.140235] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[   53.140241] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   53.140247] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   53.140253] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   53.140259] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   53.140264] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   53.140271] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   53.169140] MIPI interface configuration
[   53.169153] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   53.169159] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   53.169165] *** VIC UNLOCK: Initial register 0x0 value = 0x00000002 ***
[   53.169171] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   53.169177] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   53.169185] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   53.169191] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   53.181216] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   53.181225] *** Continuing anyway to prevent infinite hang ***
[   53.181231] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   53.181236] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   53.181243] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   53.181248] tx_isp_vic_start: Linear mode enabled
[   53.181253] *** VIC start completed - vic_start_ok = 1 ***
[   53.181261] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   53.181266] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   53.181272] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   53.181280] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   53.181286] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.181294] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   53.181301] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   53.181306] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   53.181313] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   53.181319] ispvic_frame_channel_s_stream: arg1=85f06000, arg2=1
[   53.181325] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f06000
[   53.181332] ispvic_frame_channel_s_stream[2524]: streamon
[   53.181339] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   53.181345] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   53.181350] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   53.181356] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   53.181361] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   53.181369] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   53.181374] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   53.181381] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   53.181387] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   53.181393] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   53.181399] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   53.181405] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   53.181411] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   53.181419] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   53.181427] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   53.181434] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   53.181442] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   53.181449] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   53.181455] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   53.181461] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   53.181467] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   53.181474] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   53.181489] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   53.181495] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   53.181501] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   53.181507] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.181513] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   53.181518] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   53.181531] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   53.181540] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   53.181605] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   53.181617] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   53.181623] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   53.181632] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   53.181639] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   53.181644] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   53.181653] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   53.181661] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   53.182669] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   53.182675] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   53.182681] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   53.182789] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.182896] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.182903] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   53.182909] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   53.182915] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   53.182920] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   53.182925] tx_vic_enable_irq: Calling VIC interrupt callback
[   53.182932] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   53.182938] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   53.182944] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   53.182953] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   53.182959] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   53.182967] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   53.182973] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   53.182979] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   53.182985] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   53.182991] *** tx_vic_enable_irq: completed successfully ***
[   53.389429] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   53.389443] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   53.389450] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   53.389460] gc2053: s_stream called with enable=1
[   53.389467] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.389474] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.389480] gc2053: About to write streaming registers for interface 1
[   53.389486] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.389496] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.389814] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.389822] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.389830] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.390147] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.390154] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.390161] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.390168] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.390174] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.390180] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.390186] gc2053: s_stream called with enable=1
[   53.390192] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.390198] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.390204] gc2053: About to write streaming registers for interface 1
[   53.390210] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.390219] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.390533] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.390540] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.390548] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.390862] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.390869] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.390875] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.390882] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.390888] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.390894] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
dset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1

[   53.106847] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   53.119147] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=1
[   53.119157] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   53.140050] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   53.140071] ISP IOCTL: cmd=0x800456d0 arg=0x7fdc3580
[   53.140078] TX_ISP_VIDEO_LINK_SETUP: config=0
[   53.140084] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   53.140091] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   53.140097] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   53.140103] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   53.140111] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   53.140118] VIC activated: state 1 -> 2 (READY)
[   53.140125] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   53.140131] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   53.140137] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   53.140143] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   53.140149] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   53.140155] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   53.140163] csi_video_s_stream: sd=85217800, enable=1
[   53.140169] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   53.140177] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f06000, enable=1 ***
[   53.140183] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   53.140189] *** vic_core_s_stream: STREAM ON ***
[   53.140194] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   53.140200] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   53.140206] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   53.140212] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.140221] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   53.140227] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   53.140235] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[   53.140241] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   53.140247] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   53.140253] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   53.140259] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   53.140264] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   53.140271] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   53.169140] MIPI interface configuration
[   53.169153] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   53.169159] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   53.169165] *** VIC UNLOCK: Initial register 0x0 value = 0x00000002 ***
[   53.169171] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   53.169177] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   53.169185] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   53.169191] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   53.181216] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   53.181225] *** Continuing anyway to prevent infinite hang ***
[   53.181231] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   53.181236] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   53.181243] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   53.181248] tx_isp_vic_start: Linear mode enabled
[   53.181253] *** VIC start completed - vic_start_ok = 1 ***
[   53.181261] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   53.181266] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   53.181272] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   53.181280] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   53.181286] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.181294] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   53.181301] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   53.181306] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   53.181313] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   53.181319] ispvic_frame_channel_s_stream: arg1=85f06000, arg2=1
[   53.181325] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f06000
[   53.181332] ispvic_frame_channel_s_stream[2524]: streamon
[   53.181339] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   53.181345] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   53.181350] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   53.181356] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   53.181361] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   53.181369] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   53.181374] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   53.181381] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   53.181387] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   53.181393] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   53.181399] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   53.181405] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   53.181411] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   53.181419] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   53.181427] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   53.181434] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   53.181442] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   53.181449] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   53.181455] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   53.181461] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   53.181467] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   53.181474] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   53.181489] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   53.181495] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   53.181501] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   53.181507] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.181513] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   53.181518] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   53.181531] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   53.181540] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   53.181605] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   53.181617] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   53.181623] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   53.181632] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   53.181639] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   53.181644] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   53.181653] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   53.181661] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   53.182669] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   53.182675] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   53.182681] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   53.182789] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.182896] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.182903] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   53.182909] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   53.182915] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   53.182920] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   53.182925] tx_vic_enable_irq: Calling VIC interrupt callback
[   53.182932] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   53.182938] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   53.182944] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   53.182953] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   53.182959] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   53.182967] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   53.182973] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   53.182979] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   53.182985] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   53.182991] *** tx_vic_enable_irq: completed successfully ***
[   53.389429] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   53.389443] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   53.389450] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   53.389460] gc2053: s_stream called with enable=1
[   53.389467] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.389474] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.389480] gc2053: About to write streaming registers for interface 1
[   53.389486] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.389496] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.389814] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.389822] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.389830] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.390147] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.390154] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.390161] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.390168] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.390174] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.390180] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.390186] gc2053: s_stream called with enable=1
[   53.390192] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.390198] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.390204] gc2053: About to write streaming registers for interface 1
[   53.390210] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.390219] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.390533] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.390540] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.390548] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.390862] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.390869] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.390875] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.390882] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.390888] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.390894] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.447623] ISP M0 device open called from pid 2374
[   53.447654] *** REFERENCE DRIVER IMPLEMENTATION ***
[   53.447662] ISP M0 tuning buffer allocated: 82058000 (size=0x500c, aligned)
[   53.447669] tisp_par_ioctl global variable set: 82058000
[   53.447723] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   53.447730] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   53.447736] isp_core_tuning_init: Initializing tuning data structure
[   53.447755] isp_core_tuning_init: Tuning data structure initialized at 82060000
[   53.447762] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   53.447767] *** SAFE: mode_flag properly initialized using struct member access ***
[   53.447774] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82060000
[   53.447780] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   53.447786] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   53.447792] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.447799] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   53.447805] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   53.447810] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   53.447816] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   53.447839] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   53.447846] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   53.447852] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   53.447860] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   53.447866] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   53.447873] CRITICAL: Cannot access saturation field at 82060024 - PREVENTING BadVA CRASH
[   53.448328] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.448340] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   53.448348] Set control: cmd=0x980901 value=128
[   53.448481] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.448490] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   53.448496] Set control: cmd=0x98091b value=128
[   53.448694] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.448704] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   53.448711] Set control: cmd=0x980902 value=128
[   53.448718] tisp_bcsh_saturation: saturation=128
[   53.448723] tiziano_bcsh_update: Updating BCSH parameters
[   53.448730]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   53.448736] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   53.448872] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.448882] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   53.448888] Set control: cmd=0x980900 value=128
[   53.449040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.449050] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   53.449057] Set control: cmd=0x980901 value=128
[   53.449229] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.449241] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   53.449248] Set control: cmd=0x98091b value=128
[   53.449387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.449396] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   53.449403] Set control: cmd=0x980902 value=128
[   53.449409] tisp_bcsh_saturation: saturation=128
[   53.449414] tiziano_bcsh_update: Updating BCSH parameters
[   53.449422]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   53.449427] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   53.449552] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.449561] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   53.449568] Set control: cmd=0x980900 value=128
[   53.449701] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.449711] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.449717] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.449856] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.449866] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.449872] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.449995] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.450005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   53.450012] Set control: cmd=0x980914 value=0
[   53.450127] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.450136] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   53.450143] Set control: cmd=0x980915 value=0
[   53.450259] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.450268] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.450273] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.450632] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   53.450644] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   53.450652] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   53.450659] csi_video_s_stream: sd=85217800, enable=0
[   53.450666] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   53.450674] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f06000, enable=0 ***
[   53.450680] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   53.450685] *** vic_core_s_stream: STREAM OFF ***
[   53.450694] gc2053: s_stream called with enable=0
[   53.450702] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.450708] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   53.450714] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   53.450723] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.451045] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.451053] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.451061] sensor_write: reg=0x3e val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.451484] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.451494] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   53.451500] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   53.451506] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   53.451511] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   53.453524] sensor_write: reg=0x3e val=0x00 SUCCESS
[   53.453536] sensor_write_array: reg[2] 0x3e=0x00 OK
[   53.453543] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.453550] gc2053: Sensor hardware streaming stopped
[   53.453558] gc2053: s_stream called with enable=0
[   53.453564] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.453571] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   53.453576] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   53.453586] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.453902] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.453909] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.453917] sensor_write: reg=0x3e val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.454388] sensor_write: reg=0x3e val=0x00 SUCCESS
[   53.454396] sensor_write_array: reg[2] 0x3e=0x00 OK
[   53.454403] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.454409] gc2053: Sensor hardware streaming stopped
[   53.454424] ISP IOCTL: cmd=0x800456d1 arg=0x7fdc3580
[   53.454432] tx_isp_video_link_destroy: Destroying links for config 0
[   53.454440] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   53.454448] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.454456] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   53.454462] Set control: cmd=0x8000164 value=1
[   53.454470] ISP IOCTL: cmd=0x800456d0 arg=0x7fdc3580
[   53.454476] TX_ISP_VIDEO_LINK_SETUP: config=0
[   53.454482] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   53.454488] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   53.454494] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   53.454501] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   53.454506] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   53.454514] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   53.454521] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   53.454527] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   53.454533] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   53.454540] csi_video_s_stream: sd=85217800, enable=1
[   53.454546] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   53.454554] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f06000, enable=1 ***
[   53.454560] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   53.454565] *** vic_core_s_stream: STREAM ON ***
[   53.454570] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   53.454576] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   53.454582] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   53.454588] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.454596] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   53.454603] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   53.454610] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[   53.454616] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   53.454622] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   53.454628] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   53.454634] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   53.454640] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   53.454646] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   53.479167] MIPI interface configuration
[   53.479182] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   53.479188] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   53.479194] *** VIC UNLOCK: Initial register 0x0 value = 0x00000003 ***
[   53.479200] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   53.479206] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   53.479214] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   53.479220] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   53.515768] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   53.515778] *** Continuing anyway to prevent infinite hang ***
[   53.515785] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   53.515790] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   53.515796] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   53.515802] tx_isp_vic_start: Linear mode enabled
[   53.515808] *** VIC start completed - vic_start_ok = 1 ***
[   53.515815] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   53.515821] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   53.515826] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   53.515834] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   53.515840] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.515848] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   53.515855] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   53.515861] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   53.515867] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   53.515874] ispvic_frame_channel_s_stream: arg1=85f06000, arg2=1
[   53.515880] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f06000
[   53.515886] ispvic_frame_channel_s_stream[2524]: streamon
[   53.515893] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   53.515899] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   53.515905] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   53.515910] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   53.515916] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   53.515923] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   53.515929] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   53.515936] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   53.515942] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   53.515948] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   53.515954] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   53.515960] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   53.515966] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   53.515974] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   53.515981] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   53.515989] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   53.515996] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   53.516004] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   53.516010] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   53.516016] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   53.516022] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   53.516028] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   53.516043] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   53.516050] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   53.516056] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   53.516061] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.516068] ispvic_frame_channel_qbuf: arg1=85f06000, arg2=  (null)
[   53.516073] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   53.516086] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   53.516094] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   53.516160] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   53.516172] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   53.516178] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   53.516187] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   53.516194] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   53.516199] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   53.516208] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   53.516216] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   53.517534] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   53.517544] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   53.517550] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   53.517659] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.517766] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.517774] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   53.517780] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   53.517785] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   53.517791] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   53.517796] tx_vic_enable_irq: Calling VIC interrupt callback
[   53.517803] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   53.517810] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   53.517816] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   53.517825] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   53.517831] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   53.517839] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   53.517846] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   53.517852] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   53.517858] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   53.517863] *** tx_vic_enable_irq: completed successfully ***
[   53.719943] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   53.719957] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   53.719963] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   53.719974] gc2053: s_stream called with enable=1
[   53.719981] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.719987] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.719993] gc2053: About to write streaming registers for interface 1
[   53.720000] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.720010] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.720329] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.720336] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.720345] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.720662] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.720669] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.720676] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.720682] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.720688] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.720694] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.720701] gc2053: s_stream called with enable=1
[   53.720708] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.720714] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.720720] gc2053: About to write streaming registers for interface 1
[   53.720726] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.720734] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.721046] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.721053] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.721062] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.721372] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.721380] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.721386] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.721392] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.721398] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.721404] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.721624] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.721635] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   53.721642] Set control: cmd=0x980918 value=2
[   53.721782] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.721793] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.721799] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.721934] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.721943] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.721949] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722070] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722080] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722085] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722198] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722206] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722212] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722360] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722370] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722376] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722498] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722506] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722512] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722640] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722649] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722655] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722780] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722789] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722795] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.723010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.723019] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.723025] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.723158] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.723167] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.723173] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.827156] *** FRAME CHANNEL OPEN: minor=54 ***
[   53.827168] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   53.827174] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   53.827181] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   53.827186] *** SAFE: Frame channel device stored in file->private_data ***
[   53.827192] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   53.827201] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   53.827219] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   53.827226] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   53.827235] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   53.827830] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   53.827841] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   53.827848] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   53.827854] Channel 0: Request 4 buffers, type=1 memory=2
[   53.827860] Channel 0: USERPTR mode - client will provide buffers
[   53.827867] Channel 0: USERPTR mode - 4 user buffers expected
[   53.827876] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 820b6300 ***
[   53.827884] *** Channel 0: VIC active_buffer_count set to 4 ***
[   53.827889] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   53.827896] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   53.827921] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.827928] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.827935] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.827941] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.827948] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   53.827956] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   53.827963] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.827970] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   53.827976] *** Channel 0: QBUF - Queue buffer index=0 ***
[   53.827982] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   53.827990] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   53.827996] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828004] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828010] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   53.828018] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   53.828026] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   53.828034] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=1 ***
[   53.828040] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   53.828047] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   53.828054] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828064] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.828071] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.828077] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.828083] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.828090] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   53.828098] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   53.828104] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.828112] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   53.828118] *** Channel 0: QBUF - Queue buffer index=1 ***
[   53.828124] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   53.828131] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   53.828137] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828143] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828150] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   53.828158] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   53.828165] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   53.828172] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=2 ***
[   53.828179] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   53.828186] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   53.828192] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828200] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.828207] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.828213] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.828219] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.828226] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   53.828234] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   53.828241] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.828248] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   53.828254] *** Channel 0: QBUF - Queue buffer index=2 ***
[   53.828260] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   53.828267] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   53.828273] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828279] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828286] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   53.828293] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   53.828301] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   53.828308] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=3 ***
[   53.828315] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   53.828322] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   53.828328] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828336] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.828343] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.828349] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.828355] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.828362] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   53.828370] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   53.828376] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.828384] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   53.828390] *** Channel 0: QBUF - Queue buffer index=3 ***
[   53.828396] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   53.828402] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   53.828409] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828414] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828421] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   53.828429] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   53.828437] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   53.828444] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   53.828451] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   53.828458] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   53.828464] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828554] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   53.828564] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   53.828571] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   53.828577] Channel 0: STREAMON - Enqueuing buffers in driver
[   53.828584] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   53.838278] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.838292] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.838298] *** Channel 0: Frame completion wait ***
[   53.838304] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.838311] *** Channel 0: Frame wait returned 10 ***
[   53.838317] *** Channel 0: Frame was ready, consuming it ***
[   53.838421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   53.838430] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   53.838436] *** Channel 0: DQBUF - dequeue buffer request ***
[   53.838442] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.838452] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   53.838458] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   53.838465] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   53.838483] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.838490] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.838496] *** Channel 0: Frame completion wait ***
[   53.838502] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.860676] *** FRAME CHANNEL OPEN: minor=53 ***
[   53.860687] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   53.860694] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   53.860700] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   53.860706] *** SAFE: Frame channel device stored in file->private_data ***
[   53.860712] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   53.860720] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   53.860738] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   53.860746] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   53.860754] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   53.861598] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   53.861608] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   53.861615] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   53.861622] Channel 1: Request 2 buffers, type=1 memory=2
[   53.861628] Channel 1: USERPTR mode - client will provide buffers
[   53.861634] Channel 1: USERPTR mode - 2 user buffers expected
[   53.861644] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 820b6000 ***
[   53.861652] *** Channel 1: VIC active_buffer_count set to 2 ***
[   53.861657] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   53.861664] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   53.861678] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.861685] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.861691] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.861697] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   53.861704] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   53.861712] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   53.861719] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.861726] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   53.861732] *** Channel 1: QBUF - Queue buffer index=0 ***
[   53.861738] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   53.861746] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   53.861753] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   53.861761] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   53.861769] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   53.861776] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=1 ***
[   53.861783] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   53.861790] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   53.861797] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   53.861807] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.861814] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.861820] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.861826] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   53.861833] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   53.861840] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   53.861847] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.861854] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   53.861860] *** Channel 1: QBUF - Queue buffer index=1 ***
[   53.861866] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   53.861873] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   53.861880] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   53.861888] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   53.861896] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   53.861903] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=2 ***
[   53.861910] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   53.861916] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   53.861922] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   53.862017] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   53.862027] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   53.862034] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   53.862040] Channel 1: STREAMON - Enqueuing buffers in driver
[   53.862046] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   53.867220] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.867234] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.867240] *** Channel 1: Frame completion wait ***
[   53.867246] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   53.867252] *** Channel 1: Frame wait returned 10 ***
[   53.867258] *** Channel 1: Frame was ready, consuming it ***
[   53.867321] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   53.867329] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   53.867336] *** Channel 1: DQBUF - dequeue buffer request ***
[   53.867342] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.867352] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   53.867358] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   53.867365] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   53.867380] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.867386] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.867392] *** Channel 1: Frame completion wait ***
[   53.867398] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   53.929141] *** Channel 0: Frame wait returned 0 ***
[   53.929152] *** Channel 0: Frame wait timeout/error, generating frame ***
[   53.929172] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.929180] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.929186] *** Channel 0: Frame completion wait ***
[   53.929192] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.929198] *** Channel 0: Frame wait returned 10 ***
[   53.929203] *** Channel 0: Frame was ready, consuming it ***
[   53.929211] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.929218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.929224] *** Channel 0: Frame completion wait ***
[   53.929229] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.959141] *** Channel 1: Frame wait returned 0 ***
[   53.959152] *** Channel 1: Frame wait timeout/error, generating frame ***
[   53.959171] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.959178] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.959185] *** Channel 1: Frame completion wait ***
[   53.959190] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   53.959197] *** Channel 1: Frame wait returned 10 ***
[   53.959202] *** Channel 1: Frame was ready, consuming it ***
[   53.959210] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.959217] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.959222] *** Channel 1: Frame completion wait ***
[   53.959228] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.029154] *** Channel 0: DQBUF wait returned 0 ***
[   54.029165] *** Channel 0: DQBUF timeout, generating frame ***
[   54.029174] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   54.029214] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.029222] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.029228] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.029234] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.029239] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.029361] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.029371] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.029378] *** Channel 0: DQBUF - dequeue buffer request ***
[   54.029384] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.029393] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.029400] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.029407] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.029647] *** Channel 0: Frame wait returned 0 ***
[   54.029659] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.029692] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.029700] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.029707] *** Channel 0: Frame completion wait ***
[   54.029712] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.029718] *** Channel 0: Frame wait returned 10 ***
[   54.029724] *** Channel 0: Frame was ready, consuming it ***
[   54.029732] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.029739] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.029744] *** Channel 0: Frame completion wait ***
[   54.029750] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.039243] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.039257] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.039263] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.039270] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   54.039277] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   54.039285] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   54.039292] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.039299] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   54.039305] *** Channel 0: QBUF - Queue buffer index=0 ***
[   54.039311] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   54.039319] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   54.039326] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   54.039333] *** Channel 0: QBUF EVENT - No VIC callback ***
[   54.039340] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   54.039348] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   54.039356] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   54.039364] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   54.039371] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   54.039377] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   54.039390] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   54.039776] *** Channel 0: Frame wait returned 9 ***
[   54.039787] *** Channel 0: Frame was ready, consuming it ***
[   54.039803] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.039811] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.039818] *** Channel 0: Frame completion wait ***
[   54.039823] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.059237] *** Channel 1: DQBUF wait returned 0 ***
[   54.059249] *** Channel 1: DQBUF timeout, generating frame ***
[   54.059258] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   54.059369] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.059378] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.059385] *** Channel 1: DQBUF - dequeue buffer request ***
[   54.059391] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.059401] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.059407] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.059414] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.059431] *** Channel 1: Frame wait returned 0 ***
[   54.059439] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.059449] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.059457] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.059463] *** Channel 1: Frame completion wait ***
[   54.059469] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.059475] *** Channel 1: Frame wait returned 10 ***
[   54.059480] *** Channel 1: Frame was ready, consuming it ***
[   54.059488] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.059495] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.059501] *** Channel 1: Frame completion wait ***
[   54.059506] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.061221] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.061235] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.061241] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.061247] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   54.061255] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   54.061262] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   54.061269] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.061276] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   54.061283] *** Channel 1: QBUF - Queue buffer index=0 ***
[   54.061289] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   54.061296] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   54.061303] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   54.061311] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   54.061319] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   54.061327] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=2 ***
[   54.061334] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   54.061341] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   54.061353] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   54.061435] *** Channel 1: Frame wait returned 10 ***
[   54.061442] *** Channel 1: Frame was ready, consuming it ***
[   54.061455] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.061462] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.061469] *** Channel 1: Frame completion wait ***
[   54.061475] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   53.517831] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   53.517839] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   53.517846] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   53.517852] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   53.517858] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   53.517863] *** tx_vic_enable_irq: completed successfully ***
[   53.719943] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   53.719957] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   53.719963] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   53.719974] gc2053: s_stream called with enable=1
[   53.719981] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.719987] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.719993] gc2053: About to write streaming registers for interface 1
[   53.720000] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.720010] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.720329] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.720336] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.720345] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.720662] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.720669] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.720676] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.720682] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.720688] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.720694] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.720701] gc2053: s_stream called with enable=1
[   53.720708] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.720714] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.720720] gc2053: About to write streaming registers for interface 1
[   53.720726] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.720734] sensor_write: reg=0xfe val=0x00, client=85632c00, adapter=i2c0, addr=0x37
[   53.721046] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.721053] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.721062] sensor_write: reg=0x3e val=0x91, client=85632c00, adapter=i2c0, addr=0x37
[   53.721372] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.721380] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.721386] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.721392] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.721398] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.721404] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.721624] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   53.721635] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   53.721642] Set control: cmd=0x980918 value=2
[   53.721782] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.721793] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.721799] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.721934] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.721943] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.721949] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722070] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722080] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722085] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722198] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722206] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722212] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722360] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722370] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722376] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722498] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722506] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722512] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722640] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722649] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722655] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.722780] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.722789] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.722795] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.723010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.723019] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.723025] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.723158] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   53.723167] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   53.723173] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   53.827156] *** FRAME CHANNEL OPEN: minor=54 ***
[   53.827168] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   53.827174] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   53.827181] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   53.827186] *** SAFE: Frame channel device stored in file->private_data ***
[   53.827192] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   53.827201] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   53.827219] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   53.827226] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   53.827235] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   53.827830] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   53.827841] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   53.827848] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   53.827854] Channel 0: Request 4 buffers, type=1 memory=2
[   53.827860] Channel 0: USERPTR mode - client will provide buffers
[   53.827867] Channel 0: USERPTR mode - 4 user buffers expected
[   53.827876] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 820b6300 ***
[   53.827884] *** Channel 0: VIC active_buffer_count set to 4 ***
[   53.827889] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   53.827896] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   53.827921] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.827928] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.827935] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.827941] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.827948] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   53.827956] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   53.827963] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.827970] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   53.827976] *** Channel 0: QBUF - Queue buffer index=0 ***
[   53.827982] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   53.827990] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   53.827996] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828004] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828010] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   53.828018] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   53.828026] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   53.828034] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=1 ***
[   53.828040] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   53.828047] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   53.828054] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828064] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.828071] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.828077] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.828083] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.828090] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   53.828098] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   53.828104] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.828112] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   53.828118] *** Channel 0: QBUF - Queue buffer index=1 ***
[   53.828124] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   53.828131] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   53.828137] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828143] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828150] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   53.828158] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   53.828165] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   53.828172] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=2 ***
[   53.828179] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   53.828186] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   53.828192] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828200] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.828207] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.828213] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.828219] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.828226] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   53.828234] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   53.828241] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.828248] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   53.828254] *** Channel 0: QBUF - Queue buffer index=2 ***
[   53.828260] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   53.828267] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   53.828273] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828279] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828286] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   53.828293] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   53.828301] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   53.828308] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=3 ***
[   53.828315] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   53.828322] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   53.828328] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828336] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.828343] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.828349] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.828355] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   53.828362] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   53.828370] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   53.828376] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.828384] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   53.828390] *** Channel 0: QBUF - Queue buffer index=3 ***
[   53.828396] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   53.828402] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   53.828409] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   53.828414] *** Channel 0: QBUF EVENT - No VIC callback ***
[   53.828421] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   53.828429] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   53.828437] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   53.828444] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   53.828451] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   53.828458] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   53.828464] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   53.828554] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   53.828564] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   53.828571] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   53.828577] Channel 0: STREAMON - Enqueuing buffers in driver
[   53.828584] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   53.838278] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.838292] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.838298] *** Channel 0: Frame completion wait ***
[   53.838304] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.838311] *** Channel 0: Frame wait returned 10 ***
[   53.838317] *** Channel 0: Frame was ready, consuming it ***
[   53.838421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   53.838430] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   53.838436] *** Channel 0: DQBUF - dequeue buffer request ***
[   53.838442] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.838452] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   53.838458] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   53.838465] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   53.838483] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.838490] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.838496] *** Channel 0: Frame completion wait ***
[   53.838502] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.860676] *** FRAME CHANNEL OPEN: minor=53 ***
[   53.860687] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   53.860694] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   53.860700] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   53.860706] *** SAFE: Frame channel device stored in file->private_data ***
[   53.860712] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   53.860720] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   53.860738] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   53.860746] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   53.860754] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   53.861598] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   53.861608] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   53.861615] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   53.861622] Channel 1: Request 2 buffers, type=1 memory=2
[   53.861628] Channel 1: USERPTR mode - client will provide buffers
[   53.861634] Channel 1: USERPTR mode - 2 user buffers expected
[   53.861644] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 820b6000 ***
[   53.861652] *** Channel 1: VIC active_buffer_count set to 2 ***
[   53.861657] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   53.861664] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   53.861678] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.861685] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.861691] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.861697] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   53.861704] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   53.861712] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   53.861719] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.861726] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   53.861732] *** Channel 1: QBUF - Queue buffer index=0 ***
[   53.861738] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   53.861746] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   53.861753] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   53.861761] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   53.861769] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   53.861776] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=1 ***
[   53.861783] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   53.861790] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   53.861797] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   53.861807] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   53.861814] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   53.861820] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   53.861826] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   53.861833] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   53.861840] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   53.861847] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   53.861854] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   53.861860] *** Channel 1: QBUF - Queue buffer index=1 ***
[   53.861866] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   53.861873] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   53.861880] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   53.861888] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   53.861896] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   53.861903] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=2 ***
[   53.861910] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   53.861916] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   53.861922] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   53.862017] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   53.862027] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   53.862034] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   53.862040] Channel 1: STREAMON - Enqueuing buffers in driver
[   53.862046] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   53.867220] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.867234] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.867240] *** Channel 1: Frame completion wait ***
[   53.867246] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   53.867252] *** Channel 1: Frame wait returned 10 ***
[   53.867258] *** Channel 1: Frame was ready, consuming it ***
[   53.867321] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   53.867329] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   53.867336] *** Channel 1: DQBUF - dequeue buffer request ***
[   53.867342] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.867352] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   53.867358] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   53.867365] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   53.867380] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.867386] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.867392] *** Channel 1: Frame completion wait ***
[   53.867398] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   53.929141] *** Channel 0: Frame wait returned 0 ***
[   53.929152] *** Channel 0: Frame wait timeout/error, generating frame ***
[   53.929172] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.929180] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.929186] *** Channel 0: Frame completion wait ***
[   53.929192] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.929198] *** Channel 0: Frame wait returned 10 ***
[   53.929203] *** Channel 0: Frame was ready, consuming it ***
[   53.929211] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.929218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.929224] *** Channel 0: Frame completion wait ***
[   53.929229] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   53.959141] *** Channel 1: Frame wait returned 0 ***
[   53.959152] *** Channel 1: Frame wait timeout/error, generating frame ***
[   53.959171] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.959178] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.959185] *** Channel 1: Frame completion wait ***
[   53.959190] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   53.959197] *** Channel 1: Frame wait returned 10 ***
[   53.959202] *** Channel 1: Frame was ready, consuming it ***
[   53.959210] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   53.959217] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   53.959222] *** Channel 1: Frame completion wait ***
[   53.959228] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.029154] *** Channel 0: DQBUF wait returned 0 ***
[   54.029165] *** Channel 0: DQBUF timeout, generating frame ***
[   54.029174] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   54.029214] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.029222] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.029228] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.029234] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.029239] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.029361] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.029371] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.029378] *** Channel 0: DQBUF - dequeue buffer request ***
[   54.029384] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.029393] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.029400] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.029407] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.029647] *** Channel 0: Frame wait returned 0 ***
[   54.029659] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.029692] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.029700] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.029707] *** Channel 0: Frame completion wait ***
[   54.029712] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.029718] *** Channel 0: Frame wait returned 10 ***
[   54.029724] *** Channel 0: Frame was ready, consuming it ***
[   54.029732] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.029739] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.029744] *** Channel 0: Frame completion wait ***
[   54.029750] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.039243] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.039257] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.039263] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.039270] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   54.039277] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   54.039285] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   54.039292] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.039299] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   54.039305] *** Channel 0: QBUF - Queue buffer index=0 ***
[   54.039311] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   54.039319] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   54.039326] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   54.039333] *** Channel 0: QBUF EVENT - No VIC callback ***
[   54.039340] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   54.039348] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   54.039356] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   54.039364] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   54.039371] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   54.039377] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   54.039390] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   54.039776] *** Channel 0: Frame wait returned 9 ***
[   54.039787] *** Channel 0: Frame was ready, consuming it ***
[   54.039803] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.039811] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.039818] *** Channel 0: Frame completion wait ***
[   54.039823] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.059237] *** Channel 1: DQBUF wait returned 0 ***
[   54.059249] *** Channel 1: DQBUF timeout, generating frame ***
[   54.059258] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   54.059369] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.059378] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.059385] *** Channel 1: DQBUF - dequeue buffer request ***
[   54.059391] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.059401] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.059407] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.059414] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.059431] *** Channel 1: Frame wait returned 0 ***
[   54.059439] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.059449] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.059457] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.059463] *** Channel 1: Frame completion wait ***
[   54.059469] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.059475] *** Channel 1: Frame wait returned 10 ***
[   54.059480] *** Channel 1: Frame was ready, consuming it ***
[   54.059488] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.059495] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.059501] *** Channel 1: Frame completion wait ***
[   54.059506] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.061221] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.061235] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.061241] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.061247] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   54.061255] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   54.061262] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   54.061269] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.061276] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   54.061283] *** Channel 1: QBUF - Queue buffer index=0 ***
[   54.061289] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   54.061296] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   54.061303] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   54.061311] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   54.061319] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   54.061327] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=2 ***
[   54.061334] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   54.061341] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   54.061353] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   54.061435] *** Channel 1: Frame wait returned 10 ***
[   54.061442] *** Channel 1: Frame was ready, consuming it ***
[   54.061455] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.061462] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.061469] *** Channel 1: Frame completion wait ***
[   54.061475] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.139157] *** Channel 0: Frame wait returned 0 ***
[   54.139169] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.139189] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.139197] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.139203] *** Channel 0: Frame completion wait ***
[   54.139209] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.139215] *** Channel 0: Frame wait returned 10 ***
[   54.139221] *** Channel 0: Frame was ready, consuming it ***
[   54.139228] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.139235] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.139241] *** Channel 0: Frame completion wait ***
[   54.139246] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.159159] *** Channel 1: Frame wait returned 0 ***
[   54.159170] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.159190] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.159198] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.159204] *** Channel 1: Frame completion wait ***
[   54.159210] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.159216] *** Channel 1: Frame wait returned 10 ***
[   54.159222] *** Channel 1: Frame was ready, consuming it ***
[   54.159229] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.159236] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.159242] *** Channel 1: Frame completion wait ***
[   54.159248] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.229146] *** Channel 0: DQBUF wait returned 0 ***
[   54.229157] *** Channel 0: DQBUF timeout, generating frame ***
[   54.229166] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   54.229189] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.229197] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.229203] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.229209] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.229214] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.229331] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.229341] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.229347] *** Channel 0: DQBUF - dequeue buffer request ***
[   54.229353] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.229363] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.229369] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.229376] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.239241] *** Channel 0: Frame wait returned 0 ***
[   54.239263] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.239283] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.239290] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.239296] *** Channel 0: Frame completion wait ***
[   54.239302] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.239308] *** Channel 0: Frame wait returned 10 ***
[   54.239313] *** Channel 0: Frame was ready, consuming it ***
[   54.239321] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.239328] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.239333] *** Channel 0: Frame completion wait ***
[   54.239339] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.239509] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.239519] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.239525] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.239532] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   54.239539] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   54.239547] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   54.239553] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.239561] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   54.239567] *** Channel 0: QBUF - Queue buffer index=1 ***
[   54.239573] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   54.239581] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   54.239587] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   54.239595] *** Channel 0: QBUF EVENT - No VIC callback ***
[   54.239601] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   54.239609] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   54.239617] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   54.239625] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   54.239632] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   54.239639] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   54.239651] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   54.239809] *** Channel 0: Frame wait returned 10 ***
[   54.239817] *** Channel 0: Frame was ready, consuming it ***
[   54.239831] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.239839] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.239845] *** Channel 0: Frame completion wait ***
[   54.239851] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.259149] *** Channel 1: DQBUF wait returned 0 ***
[   54.259159] *** Channel 1: DQBUF timeout, generating frame ***
[   54.259169] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   54.259273] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.259281] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.259288] *** Channel 1: DQBUF - dequeue buffer request ***
[   54.259294] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.259304] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.259311] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.259317] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.259334] *** Channel 1: Frame wait returned 0 ***
[   54.259341] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.259352] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.259359] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.259365] *** Channel 1: Frame completion wait ***
[   54.259371] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.259377] *** Channel 1: Frame wait returned 10 ***
[   54.259383] *** Channel 1: Frame was ready, consuming it ***
[   54.259391] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.259397] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.259403] *** Channel 1: Frame completion wait ***
[   54.259409] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.261776] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.261789] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.261795] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.261802] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   54.261809] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   54.261817] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   54.261823] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.261831] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   54.261837] *** Channel 1: QBUF - Queue buffer index=1 ***
[   54.261843] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   54.261851] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   54.261858] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   54.261866] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   54.261873] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   54.261881] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=2 ***
[   54.261888] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   54.261895] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   54.261907] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   54.262035] *** Channel 1: Frame wait returned 10 ***
[   54.262043] *** Channel 1: Frame was ready, consuming it ***
[   54.262056] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.262063] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.262069] *** Channel 1: Frame completion wait ***
[   54.262075] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.339137] *** Channel 0: Frame wait returned 0 ***
[   54.339149] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.339167] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.339175] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.339181] *** Channel 0: Frame completion wait ***
[   54.339187] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.339193] *** Channel 0: Frame wait returned 10 ***
[   54.339199] *** Channel 0: Frame was ready, consuming it ***
[   54.339207] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.339213] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.339219] *** Channel 0: Frame completion wait ***
[   54.339225] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.359135] *** Channel 1: Frame wait returned 0 ***
[   54.359144] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.359157] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.359165] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.359170] *** Channel 1: Frame completion wait ***
[   54.359176] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.359182] *** Channel 1: Frame wait returned 10 ***
[   54.359188] *** Channel 1: Frame was ready, consuming it ***
[   54.359195] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.359202] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.359208] *** Channel 1: Frame completion wait ***
[   54.359213] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.429138] *** Channel 0: DQBUF wait returned 0 ***
[   54.429149] *** Channel 0: DQBUF timeout, generating frame ***
[   54.429158] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   54.429180] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.429187] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.429193] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.429199] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.429205] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.429322] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.429332] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.429357] *** Channel 0: DQBUF - dequeue buffer request ***
[   54.429364] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.429374] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.429381] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.429387] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.439160] *** Channel 0: Frame wait returned 0 ***
[   54.439182] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.439198] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.439206] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.439212] *** Channel 0: Frame completion wait ***
[   54.439217] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.439223] *** Channel 0: Frame wait returned 10 ***
[   54.439229] *** Channel 0: Frame was ready, consuming it ***
[   54.439237] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.439243] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.439249] *** Channel 0: Frame completion wait ***
[   54.439255] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.439419] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.439429] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.439436] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.439442] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   54.439449] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   54.439457] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   54.439464] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.439471] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   54.439477] *** Channel 0: QBUF - Queue buffer index=2 ***
[   54.439483] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   54.439491] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   54.439497] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   54.439505] *** Channel 0: QBUF EVENT - No VIC callback ***
[   54.439511] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   54.439519] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   54.439527] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   54.439552] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   54.439559] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   54.439567] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   54.439577] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   54.439738] *** Channel 0: Frame wait returned 10 ***
[   54.439748] *** Channel 0: Frame was ready, consuming it ***
[   54.439761] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.439769] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.439775] *** Channel 0: Frame completion wait ***
[   54.439781] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.451814] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.451826] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.451832] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.451838] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.451843] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.459163] *** Channel 1: DQBUF wait returned 0 ***
[   54.459173] *** Channel 1: DQBUF timeout, generating frame ***
[   54.459183] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   54.459285] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.459295] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.459301] *** Channel 1: DQBUF - dequeue buffer request ***
[   54.459307] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.459317] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.459324] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.459331] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.459346] *** Channel 1: Frame wait returned 0 ***
[   54.459353] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.459365] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.459372] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.459378] *** Channel 1: Frame completion wait ***
[   54.459384] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.459390] *** Channel 1: Frame wait returned 10 ***
[   54.459395] *** Channel 1: Frame was ready, consuming it ***
[   54.459403] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.459410] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.459416] *** Channel 1: Frame completion wait ***
[   54.459421] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.461757] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.461769] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.461776] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.461783] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   54.461790] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   54.461797] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   54.461804] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.461811] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   54.461817] *** Channel 1: QBUF - Queue buffer index=0 ***
[   54.461823] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   54.461831] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   54.461838] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   54.461846] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   54.461854] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   54.461862] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=2 ***
[   54.461869] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   54.461876] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   54.461887] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   54.461948] *** Channel 1: Frame wait returned 10 ***
[   54.461955] *** Channel 1: Frame was ready, consuming it ***
[   54.461967] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.461974] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.461981] *** Channel 1: Frame completion wait ***
[   54.461987] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.539142] *** Channel 0: Frame wait returned 0 ***
[   54.539153] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.539171] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.539179] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.539185] *** Channel 0: Frame completion wait ***
[   54.539191] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.539197] *** Channel 0: Frame wait returned 10 ***
[   54.539203] *** Channel 0: Frame was ready, consuming it ***
[   54.539211] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.539218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.539223] *** Channel 0: Frame completion wait ***
[   54.539229] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.559147] *** Channel 1: Frame wait returned 0 ***
[   54.559159] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.559179] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.559186] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.559192] *** Channel 1: Frame completion wait ***
[   54.559198] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.559204] *** Channel 1: Frame wait returned 10 ***
[   54.559209] *** Channel 1: Frame was ready, consuming it ***
[   54.559217] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.559224] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.559230] *** Channel 1: Frame completion wait ***
[   54.559235] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.629150] *** Channel 0: DQBUF wait returned 0 ***
[   54.629161] *** Channel 0: DQBUF timeout, generating frame ***
[   54.629170] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   54.629193] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.629200] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.629206] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.629212] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.629218] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.629344] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.629354] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.629361] *** Channel 0: DQBUF - dequeue buffer request ***
[   54.629367] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.629377] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.629384] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.629390] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.639169] *** Channel 0: Frame wait returned 0 ***
[   54.639180] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.639197] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.639205] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.639211] *** Channel 0: Frame completion wait ***
[   54.639216] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.639223] *** Channel 0: Frame wait returned 10 ***
[   54.639228] *** Channel 0: Frame was ready, consuming it ***
[   54.639236] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.639243] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.639248] *** Channel 0: Frame completion wait ***
[   54.639254] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.639418] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.639428] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.639435] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.639441] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   54.639448] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   54.639456] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   54.639463] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.639470] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   54.639476] *** Channel 0: QBUF - Queue buffer index=3 ***
[   54.639482] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   54.639490] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   54.639497] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   54.639504] *** Channel 0: QBUF EVENT - No VIC callback ***
[   54.639510] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   54.639518] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   54.639526] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   54.639534] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   54.639558] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   54.639565] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   54.639576] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   54.639740] *** Channel 0: DQBUF wait returned 19 ***
[   54.639753] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   54.639771] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.639779] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.639785] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.639791] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.639796] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.639908] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.639920] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.639926] *** Channel 0: DQBUF - dequeue buffer request ***
[   54.639932] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.639942] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.639949] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.639956] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.649885] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.649899] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.649906] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.649912] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   54.649919] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   54.649927] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   54.649934] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.649941] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   54.649947] *** Channel 0: QBUF - Queue buffer index=0 ***
[   54.649953] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   54.649961] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   54.649968] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   54.649975] *** Channel 0: QBUF EVENT - No VIC callback ***
[   54.649982] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   54.649990] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   54.649997] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   54.650005] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=820b6300, vbm_buffer_count=4 ***
[   54.650012] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   54.650019] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   54.650032] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   54.650115] *** Channel 0: Frame wait returned 9 ***
[   54.650122] *** Channel 0: Frame was ready, consuming it ***
[   54.650135] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.650142] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.650148] *** Channel 0: Frame completion wait ***
[   54.650154] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.659168] *** Channel 1: DQBUF wait returned 0 ***
[   54.659178] *** Channel 1: DQBUF timeout, generating frame ***
[   54.659187] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   54.659289] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   54.659299] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   54.659305] *** Channel 1: DQBUF - dequeue buffer request ***
[   54.659311] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.659321] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f06c00 (name=gc2053) ***
[   54.659328] *** tx_isp_get_sensor: Found real sensor: 85f06c00 ***
[   54.659334] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   54.659351] *** Channel 1: Frame wait returned 0 ***
[   54.659358] *** Channel 1: Frame wait timeout/error, generating frame ***
[   54.659369] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.659376] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.659382] *** Channel 1: Frame completion wait ***
[   54.659388] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.659394] *** Channel 1: Frame wait returned 10 ***
[   54.659400] *** Channel 1: Frame was ready, consuming it ***
[   54.659408] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.659414] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.659420] *** Channel 1: Frame completion wait ***
[   54.659426] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.661780] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   54.661793] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   54.661800] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   54.661806] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   54.661813] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   54.661820] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   54.661828] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   54.661834] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   54.661841] *** Channel 1: QBUF - Queue buffer index=1 ***
[   54.661847] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   54.661854] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   54.661862] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   54.661870] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   54.661878] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   54.661886] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=820b6000, vbm_buffer_count=2 ***
[   54.661892] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   54.661899] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   54.661911] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   54.661972] *** Channel 1: Frame wait returned 10 ***
[   54.661979] *** Channel 1: Frame was ready, consuming it ***
[   54.661991] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.661998] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.662004] *** Channel 1: Frame completion wait ***
[   54.662010] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   54.749161] *** Channel 0: Frame wait returned 0 ***
[   54.749173] *** Channel 0: Frame wait timeout/error, generating frame ***
[   54.749192] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   54.749200] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   54.749206] *** Channel 0: Frame completion wait ***
[   54.749212] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   54.749218] *** Channel 0: Frame wait returned 10 ***
[   54.749223] *** Channel 0: Frame was ready, consuming it ***
[   54.759149] *** Channel 1: Frame wait returned 0 ***
[   54.759157] *** Channel 1: Frame wait timeout/error, generating frame ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      11058   jz-intc  jz-timerost
 14:         80   jz-intc  ipu
 15:      75689   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       9679   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:        158   jz-intc  jz-i2c.0
 70:         18   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
