// Seed: 2452722867
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    output tri0 id_8,
    output uwire id_9,
    input wor id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13
);
  wire id_15;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input uwire id_2
    , id_6,
    input supply1 id_3,
    input wand id_4
);
  id_7 :
  assert property (@(negedge id_1) id_3)
  else $display(1, (id_7), 1);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_0,
      id_7,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_7,
      id_7
  );
endmodule
