Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 14:32:55 2025
| Host         : CRESTA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.375ns  (logic 5.109ns (49.246%)  route 5.266ns (50.754%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_IBUF[1]_inst/O
                         net (fo=5, routed)           3.443     4.897    sel_IBUF[1]
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.124     5.021 r  c_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.823     6.844    c_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    10.375 r  c_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.375    c[2]
    U22                                                               r  c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            c[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 5.318ns (51.793%)  route 4.950ns (48.207%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=5, routed)           3.042     4.496    sel_IBUF[1]
    SLICE_X113Y47        LUT3 (Prop_lut3_I0_O)        0.119     4.615 r  c_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     6.523    c_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.745    10.268 r  c_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.268    c[4]
    V22                                                               r  c[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.216ns  (logic 5.329ns (52.157%)  route 4.888ns (47.843%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=5, routed)           3.210     4.664    sel_IBUF[1]
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.150     4.814 r  c_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.678     6.492    c_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.724    10.216 r  c_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.216    c[0]
    T22                                                               r  c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.974ns  (logic 5.092ns (51.051%)  route 4.882ns (48.949%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=5, routed)           3.210     4.664    sel_IBUF[1]
    SLICE_X113Y47        LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  c_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     6.460    c_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     9.974 r  c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.974    c[1]
    T21                                                               r  c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 5.108ns (52.794%)  route 4.567ns (47.206%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=5, routed)           3.042     4.496    sel_IBUF[1]
    SLICE_X113Y47        LUT3 (Prop_lut3_I0_O)        0.124     4.620 r  c_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     6.146    c_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     9.675 r  c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.675    c[3]
    U21                                                               r  c[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.515ns (55.091%)  route 1.235ns (44.909%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  sel_IBUF[2]_inst/O
                         net (fo=5, routed)           0.954     1.193    sel_IBUF[2]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.045     1.238 r  c_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.519    c_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     2.749 r  c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.749    c[3]
    U21                                                               r  c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.499ns (53.905%)  route 1.281ns (46.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  sel_IBUF[2]_inst/O
                         net (fo=5, routed)           0.954     1.193    sel_IBUF[2]
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.045     1.238 r  c_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.565    c_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     2.780 r  c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.780    c[1]
    T21                                                               r  c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.516ns (53.359%)  route 1.325ns (46.641%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sel_IBUF[2]_inst/O
                         net (fo=5, routed)           0.955     1.194    sel_IBUF[2]
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.045     1.239 r  c_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.370     1.609    c_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.841 r  c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.841    c[2]
    U22                                                               r  c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.568ns (55.017%)  route 1.282ns (44.983%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  sel_IBUF[2]_inst/O
                         net (fo=5, routed)           0.954     1.193    sel_IBUF[2]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.044     1.237 r  c_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.565    c_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.285     2.850 r  c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.850    c[0]
    T22                                                               r  c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            c[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.587ns (53.585%)  route 1.374ns (46.415%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  sel_IBUF[2]_inst/O
                         net (fo=5, routed)           0.954     1.193    sel_IBUF[2]
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.043     1.236 r  c_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.656    c_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.305     2.961 r  c_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.961    c[4]
    V22                                                               r  c[4] (OUT)
  -------------------------------------------------------------------    -------------------





