0.7
2020.1
May 27 2020
19:59:15
/tmp/projekty/fpga_oscillator/projekt.sim/sim_1/behav/xsim/glbl.v,1607882582,verilog,,,,glbl,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv,1607882582,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv,,simple_transmitter,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv,1607882582,systemVerilog,,,,tb,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd,1607882582,vhdl,,,,axi_uartlite_0,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv,1607882582,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv,,dac_generator,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv,1607882582,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv,,master_axi_r,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv,1607882582,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv,,spidac,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/top.sv,1607882582,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv,,top,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv,1607882582,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv,,uart_decoder,,,,,,,,
/tmp/projekty/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv,1607934258,systemVerilog,,/tmp/projekty/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv,,wave_samples_memory,,,,,,,,
