Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Mon Jun  5 17:57:29 2023
| Host         : CHAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file laser_receiver_block_wrapper_timing_summary_routed.rpt -pb laser_receiver_block_wrapper_timing_summary_routed.pb -rpx laser_receiver_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : laser_receiver_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          256         
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.543    -2529.479                    256                 3673        0.044        0.000                      0                 3673        4.020        0.000                       0                  1983  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.543    -2529.479                    256                 3673        0.044        0.000                      0                 3673        4.020        0.000                       0                  1983  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          256  Failing Endpoints,  Worst Slack      -10.543ns,  Total Violation    -2529.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.543ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.202ns  (logic 11.232ns (55.599%)  route 8.970ns (44.401%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.843    21.391    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.332    21.723 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_2/O
                         net (fo=1, routed)           0.729    22.452    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[14]
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.576 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1/O
                         net (fo=4, routed)           0.656    23.232    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[14]
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.474    12.653    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[14]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.039    12.689    laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[14]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -23.232    
  -------------------------------------------------------------------
                         slack                                -10.543    

Slack (VIOLATED) :        -10.520ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.202ns  (logic 11.232ns (55.599%)  route 8.970ns (44.401%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.843    21.391    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.332    21.723 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_2/O
                         net (fo=1, routed)           0.729    22.452    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[14]
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.576 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1/O
                         net (fo=4, routed)           0.656    23.232    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[14]
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.474    12.653    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.016    12.712    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -23.232    
  -------------------------------------------------------------------
                         slack                                -10.520    

Slack (VIOLATED) :        -10.412ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.072ns  (logic 11.232ns (55.958%)  route 8.840ns (44.042%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.929    21.476    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X32Y80         LUT5 (Prop_lut5_I1_O)        0.332    21.808 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_2/O
                         net (fo=1, routed)           0.452    22.260    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[5]
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124    22.384 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1/O
                         net (fo=4, routed)           0.719    23.103    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[5]
    SLICE_X32Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.465    12.644    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X32Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1_psdsp/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.028    12.691    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -23.103    
  -------------------------------------------------------------------
                         slack                                -10.412    

Slack (VIOLATED) :        -10.386ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.994ns  (logic 11.232ns (56.177%)  route 8.762ns (43.823%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.929    21.476    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X32Y80         LUT5 (Prop_lut5_I1_O)        0.332    21.808 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_2/O
                         net (fo=1, routed)           0.452    22.260    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[5]
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124    22.384 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1/O
                         net (fo=4, routed)           0.640    23.024    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[5]
    SLICE_X33Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.465    12.644    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X33Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)       -0.081    12.638    laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -23.024    
  -------------------------------------------------------------------
                         slack                                -10.386    

Slack (VIOLATED) :        -10.368ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.037ns  (logic 11.232ns (56.055%)  route 8.805ns (43.945%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.843    21.391    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.332    21.723 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_2/O
                         net (fo=1, routed)           0.729    22.452    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[14]
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.576 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1/O
                         net (fo=4, routed)           0.492    23.068    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[14]
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.474    12.653    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_1/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.028    12.700    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -23.068    
  -------------------------------------------------------------------
                         slack                                -10.368    

Slack (VIOLATED) :        -10.368ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.037ns  (logic 11.232ns (56.055%)  route 8.805ns (43.945%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.843    21.391    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.332    21.723 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_2/O
                         net (fo=1, routed)           0.729    22.452    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[14]
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124    22.576 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1/O
                         net (fo=4, routed)           0.492    23.068    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[14]
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.474    12.653    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X38Y85         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_2/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.028    12.700    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -23.068    
  -------------------------------------------------------------------
                         slack                                -10.368    

Slack (VIOLATED) :        -10.359ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.996ns  (logic 11.232ns (56.171%)  route 8.764ns (43.829%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.956    21.503    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.332    21.835 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_2/O
                         net (fo=1, routed)           0.433    22.268    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.124    22.392 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.635    23.027    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[0]
    SLICE_X32Y78         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.467    12.646    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X32Y78         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)       -0.053    12.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -23.027    
  -------------------------------------------------------------------
                         slack                                -10.359    

Slack (VIOLATED) :        -10.349ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.012ns  (logic 11.232ns (56.126%)  route 8.780ns (43.874%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.913    21.460    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332    21.792 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_2/O
                         net (fo=1, routed)           0.633    22.425    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[2]
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.549 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1/O
                         net (fo=4, routed)           0.494    23.043    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[2]
    SLICE_X32Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.468    12.647    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X32Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y79         FDRE (Setup_fdre_C_D)       -0.028    12.694    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                -10.349    

Slack (VIOLATED) :        -10.336ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.996ns  (logic 11.232ns (56.171%)  route 8.764ns (43.829%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__1_n_145
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[4])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1/P[4]
                         net (fo=15, routed)          0.987     9.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__1_n_101
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.867 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2/O
                         net (fo=1, routed)           0.801    10.668    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.072 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.072    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__1_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__2_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__3_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__4_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5/O[1]
                         net (fo=3, routed)           0.468    12.214    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__707_carry__5_n_6
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.520 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=1, routed)           0.863    13.383    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.890 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.890    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.203 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.943    15.146    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__793_carry__5_n_4
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306    15.452 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.613    16.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.450 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.450    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.689 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2/O[2]
                         net (fo=3, routed)           0.453    17.142    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__870_carry__2_n_5
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3/O
                         net (fo=1, routed)           0.709    18.153    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_i_3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.673 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.673    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.902    19.794    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__929_carry__3_n_7
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.295    20.089 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.089    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_i_4_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    20.547 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.956    21.503    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__983_carry__4_n_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.332    21.835 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_2/O
                         net (fo=1, routed)           0.433    22.268    laser_receiver_block_i/low_pass_filter_1/inst/y_delay01_in[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.124    22.392 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.635    23.027    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[0]
    SLICE_X32Y78         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.467    12.646    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X32Y78         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)       -0.030    12.691    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -23.027    
  -------------------------------------------------------------------
                         slack                                -10.336    

Slack (VIOLATED) :        -10.329ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.695ns  (logic 11.483ns (58.305%)  route 8.212ns (41.695%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.934     3.228    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X2Y42          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[8])
                                                      4.206     7.434 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[8]
                         net (fo=1, routed)           0.002     7.436    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_145
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[8]_P[2])
                                                      1.518     8.954 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[2]
                         net (fo=10, routed)          1.023     9.976    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_103
    SLICE_X33Y105        LUT3 (Prop_lut3_I0_O)        0.124    10.100 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_i_4/O
                         net (fo=1, routed)           0.539    10.640    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_i_4_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.190 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.190    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.307 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.307    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.424 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.424    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.643 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/O[0]
                         net (fo=3, routed)           0.625    12.268    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_7
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.295    12.563 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__3_i_4/O
                         net (fo=1, routed)           0.814    13.376    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__3_i_4_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.902 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.902    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.236 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/O[1]
                         net (fo=18, routed)          0.765    15.002    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_6
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.303    15.305 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__0_i_1/O
                         net (fo=1, routed)           0.613    15.918    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__0_i_1_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.303 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.303    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__0_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.525 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/O[0]
                         net (fo=3, routed)           0.555    17.080    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_7
    SLICE_X43Y103        LUT3 (Prop_lut3_I0_O)        0.299    17.379 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__0_i_1/O
                         net (fo=1, routed)           0.641    18.020    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__0_i_1_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.416 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.416    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__0_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.533 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.533    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__1_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.856 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/O[1]
                         net (fo=3, routed)           0.755    19.611    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_6
    SLICE_X38Y105        LUT4 (Prop_lut4_I2_O)        0.306    19.917 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_8/O
                         net (fo=1, routed)           0.000    19.917    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_8_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.430 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.430    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.587 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.928    21.515    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X38Y100        LUT5 (Prop_lut5_I1_O)        0.332    21.847 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_2/O
                         net (fo=1, routed)           0.595    22.442    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[0]
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.124    22.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.356    22.922    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[0]
    SLICE_X37Y99         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.480    12.659    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X37Y99         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)       -0.040    12.594    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -22.922    
  -------------------------------------------------------------------
                         slack                                -10.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.048%)  route 0.170ns (50.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y100        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.170     1.329    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y97         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.845     1.211    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.029%)  route 0.286ns (66.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.286     1.422    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.844     1.210    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.358    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.341%)  route 0.223ns (57.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y100        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.223     1.382    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y96         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.843     1.209    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.291    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.291%)  route 0.248ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y101        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.248     1.384    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y96         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.843     1.209    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.289    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y101        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.258     1.394    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X30Y97         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.845     1.211    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.774%)  route 0.253ns (64.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.253     1.389    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y97         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.844     1.210    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.552     0.888    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y86         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/Q
                         net (fo=1, routed)           0.054     1.083    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[11]
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.128 r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3[27]_i_1/O
                         net (fo=1, routed)           0.000     1.128    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[11]
    SLICE_X42Y86         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.819     1.185    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[27]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     1.022    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.557     0.893    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y91         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.054     1.088    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[4]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.133 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.133    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X32Y91         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y91         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.121     1.027    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.557     0.893    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y91         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.090    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.135 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.135    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X32Y91         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y91         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.120     1.026    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.557     0.893    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.170     1.204    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y90         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y86    laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y58    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y64    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y58    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y63    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y63    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y60    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y63    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y58    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 1.525ns (30.332%)  route 3.502ns (69.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.502     5.027    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X52Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.466     2.645    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.808ns  (logic 0.124ns (4.416%)  route 2.684ns (95.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.386     2.386    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X52Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.510 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     2.808    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y108        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.639     2.818    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y108        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.045ns (4.106%)  route 1.051ns (95.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.950     0.950    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X52Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.995 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.101     1.096    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y108        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.905     1.271    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y108        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.292ns (14.849%)  route 1.675ns (85.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.675     1.967    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X52Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.820     1.186    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.288ns  (logic 0.456ns (19.934%)  route 1.832ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.669     2.963    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X37Y43         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[4]/Q
                         net (fo=1, routed)           1.832     5.251    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X41Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.462     2.641    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 0.478ns (22.266%)  route 1.669ns (77.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.668     2.962    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X32Y42         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.478     3.440 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[8]/Q
                         net (fo=1, routed)           1.669     5.109    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X40Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.465     2.644    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.456ns (22.401%)  route 1.580ns (77.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.667     2.961    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X41Y42         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[3]/Q
                         net (fo=1, routed)           1.580     4.997    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X40Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.462     2.641    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 0.456ns (22.989%)  route 1.528ns (77.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.668     2.962    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X40Y43         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[13]/Q
                         net (fo=1, routed)           1.528     4.946    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[13]
    SLICE_X39Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.467     2.646    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.518ns (26.608%)  route 1.429ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.668     2.962    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X42Y44         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[11]/Q
                         net (fo=1, routed)           1.429     4.909    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X42Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.465     2.644    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.518ns (26.820%)  route 1.413ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.669     2.963    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X36Y44         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[10]/Q
                         net (fo=1, routed)           1.413     4.894    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X43Y73         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.464     2.643    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y73         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.887ns  (logic 0.456ns (24.170%)  route 1.431ns (75.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.668     2.962    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X41Y44         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[2]/Q
                         net (fo=1, routed)           1.431     4.849    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X42Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.467     2.646    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.880ns  (logic 0.518ns (27.557%)  route 1.362ns (72.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.668     2.962    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X42Y46         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[15]/Q
                         net (fo=1, routed)           1.362     4.842    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[15]
    SLICE_X40Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.467     2.646    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.872ns  (logic 0.456ns (24.364%)  route 1.416ns (75.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.669     2.963    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X37Y43         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[7]/Q
                         net (fo=1, routed)           1.416     4.835    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X38Y69         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.468     2.647    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y69         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.456ns (24.919%)  route 1.374ns (75.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.668     2.962    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X40Y44         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[6]/Q
                         net (fo=1, routed)           1.374     4.792    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X40Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.467     2.646    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.640     0.976    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X35Y103        FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/Q
                         net (fo=1, routed)           0.114     1.231    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X34Y102        FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.912     1.278    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X34Y102        FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.622%)  route 0.244ns (63.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.547     0.883    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X37Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[11]/Q
                         net (fo=1, routed)           0.244     1.268    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X45Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.816     1.182    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.840%)  route 0.233ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.553     0.889    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X32Y66         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[12]/Q
                         net (fo=1, routed)           0.233     1.270    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X34Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.814     1.180    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.882%)  route 0.218ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.557     0.893    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X38Y97         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/Q
                         net (fo=1, routed)           0.218     1.275    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X44Y97         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.825     1.191    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y97         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.932%)  route 0.227ns (58.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.550     0.886    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X36Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[15]/Q
                         net (fo=1, routed)           0.227     1.277    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[15]
    SLICE_X32Y68         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.816     1.182    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y68         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.200%)  route 0.239ns (61.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.556     0.892    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X34Y88         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[4]/Q
                         net (fo=1, routed)           0.239     1.279    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X43Y86         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.819     1.185    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y86         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.116%)  route 0.235ns (58.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.549     0.885    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X32Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/Q
                         net (fo=1, routed)           0.235     1.283    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X31Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.833     1.199    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X31Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.082%)  route 0.235ns (58.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.551     0.887    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X34Y81         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[12]/Q
                         net (fo=1, routed)           0.235     1.286    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X40Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.814     1.180    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.918%)  route 0.263ns (65.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.551     0.887    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X48Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  laser_receiver_block_i/ad7606c_0/inst/active_reg/Q
                         net (fo=2, routed)           0.263     1.290    laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X48Y93         FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.670%)  route 0.278ns (66.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X33Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/Q
                         net (fo=1, routed)           0.278     1.302    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X29Y76         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.829     1.195    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X29Y76         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            led_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.009ns  (logic 5.026ns (38.632%)  route 7.984ns (61.368%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           7.984     9.497    led_green_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513    13.009 r  led_green_OBUF_inst/O
                         net (fo=0)                   0.000    13.009    led_green
    G17                                                               r  led_green (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            led_green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.809ns  (logic 1.494ns (31.074%)  route 3.315ns (68.926%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.315     3.595    led_green_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     4.809 r  led_green_OBUF_inst/O
                         net (fo=0)                   0.000     4.809    led_green
    G17                                                               r  led_green (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 3.984ns (38.799%)  route 6.284ns (61.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.634     2.928    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          6.284     9.668    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/T
    U5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.528    13.196 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.196    adc_db[14]
    U5                                                                r  adc_db[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gain[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.821ns  (logic 4.039ns (41.130%)  route 5.782ns (58.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.891     3.185    laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y104        FDRE                                         r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.782     9.423    gain_OBUF[0]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    13.006 r  gain_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.006    gain[0]
    Y8                                                                r  gain[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.800ns  (logic 3.987ns (40.686%)  route 5.813ns (59.314%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.634     2.928    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          5.813     9.197    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[12]_inst/T
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.531    12.728 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.728    adc_db[12]
    P18                                                               r  adc_db[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.002ns (41.368%)  route 5.672ns (58.632%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.634     2.928    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          5.672     9.056    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[13]_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546    12.603 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.603    adc_db[13]
    N17                                                               r  adc_db[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 4.016ns (42.245%)  route 5.490ns (57.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.634     2.928    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X51Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  laser_receiver_block_i/ad7606c_0/inst/adc_wr_reg/Q
                         net (fo=1, routed)           5.490     8.874    adc_wr_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.560    12.433 r  adc_wr_OBUF_inst/O
                         net (fo=0)                   0.000    12.433    adc_wr
    V10                                                               r  adc_wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 4.107ns (43.347%)  route 5.367ns (56.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.646     2.940    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X46Y85         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/Q
                         net (fo=1, routed)           5.367     8.825    adc_rst_OBUF
    W10                  OBUF (Prop_obuf_I_O)         3.589    12.414 r  adc_rst_OBUF_inst/O
                         net (fo=0)                   0.000    12.414    adc_rst
    W10                                                               r  adc_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 4.029ns (42.817%)  route 5.381ns (57.183%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.634     2.928    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          5.381     8.765    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[9]_inst/T
    V18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573    12.339 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.339    adc_db[9]
    V18                                                               r  adc_db[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 4.044ns (43.052%)  route 5.349ns (56.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.631     2.925    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X50Y83         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/Q
                         net (fo=1, routed)           5.349     8.792    adc_rd_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.526    12.317 r  adc_rd_OBUF_inst/O
                         net (fo=0)                   0.000    12.317    adc_rd
    W6                                                                r  adc_rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 4.037ns (43.558%)  route 5.231ns (56.442%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.634     2.928    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          5.231     8.615    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[8]_inst/T
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    12.196 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.196    adc_db[8]
    V17                                                               r  adc_db[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_convst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 4.078ns (44.088%)  route 5.171ns (55.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.646     2.940    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X44Y85         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/Q
                         net (fo=1, routed)           5.171     8.567    adc_convst_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.622    12.189 r  adc_convst_OBUF_inst/O
                         net (fo=0)                   0.000    12.189    adc_convst
    V8                                                                r  adc_convst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.465ns (56.895%)  route 1.110ns (43.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.555     0.891    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X43Y92         FDSE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.110     2.141    uart_rtl_0_txd_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.465 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    uart_rtl_0_txd
    Y16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 0.965ns (37.119%)  route 1.635ns (62.881%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.635     2.659    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[10]_inst/T
    T16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.483 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.483    adc_db[10]
    T16                                                               r  adc_db[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 0.965ns (36.989%)  route 1.644ns (63.011%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.644     2.668    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[0]_inst/T
    T14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.492 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.492    adc_db[0]
    T14                                                               r  adc_db[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 0.965ns (36.252%)  route 1.697ns (63.748%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.697     2.722    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[5]_inst/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.546 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.546    adc_db[5]
    T15                                                               r  adc_db[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 0.965ns (36.242%)  route 1.698ns (63.758%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.698     2.722    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[7]_inst/T
    U17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.546 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.546    adc_db[7]
    U17                                                               r  adc_db[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 0.965ns (35.405%)  route 1.761ns (64.595%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.761     2.785    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[4]_inst/T
    V15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.609 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.609    adc_db[4]
    V15                                                               r  adc_db[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 0.965ns (35.298%)  route 1.769ns (64.702%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.769     2.793    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[3]_inst/T
    V13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.617 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.617    adc_db[3]
    V13                                                               r  adc_db[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 0.965ns (34.479%)  route 1.834ns (65.521%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.834     2.858    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[2]_inst/T
    U13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.682 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.682    adc_db[2]
    U13                                                               r  adc_db[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 0.965ns (33.814%)  route 1.889ns (66.186%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.548     0.884    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X53Y86         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/ad7606c_0/inst/DB_INOUT_MODE_reg/Q
                         net (fo=17, routed)          1.889     2.913    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[1]_inst/T
    U12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.737 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.737    adc_db[1]
    U12                                                               r  adc_db[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_db_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.381ns (47.973%)  route 1.498ns (52.027%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.550     0.886    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X49Y83         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_db_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  laser_receiver_block_i/ad7606c_0/inst/adc_db_reg_reg[15]/Q
                         net (fo=1, routed)           1.498     2.525    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[15]_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       1.240     3.765 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.765    adc_db[15]
    V5                                                                r  adc_db[15] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_db[5]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.523ns (21.357%)  route 5.610ns (78.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  adc_db[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[5]_inst/IO
    T15                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[5]_inst/IBUF/O
                         net (fo=4, routed)           5.610     7.133    laser_receiver_block_i/ad7606c_0/inst/D[5]
    SLICE_X41Y55         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.479     2.658    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X41Y55         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][5]/C

Slack:                    inf
  Source:                 adc_db[14]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.983ns  (logic 1.458ns (20.877%)  route 5.525ns (79.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  adc_db[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/IBUF/O
                         net (fo=4, routed)           5.525     6.983    laser_receiver_block_i/ad7606c_0/inst/D[14]
    SLICE_X36Y83         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.472     2.651    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y83         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][14]/C

Slack:                    inf
  Source:                 adc_db[2]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.569ns (22.658%)  route 5.355ns (77.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  adc_db[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[2]_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[2]_inst/IBUF/O
                         net (fo=4, routed)           5.355     6.924    laser_receiver_block_i/ad7606c_0/inst/D[2]
    SLICE_X37Y48         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.496     2.675    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y48         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][2]/C

Slack:                    inf
  Source:                 adc_db[12]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.713ns  (logic 1.461ns (21.765%)  route 5.252ns (78.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  adc_db[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[12]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[12]_inst/IBUF/O
                         net (fo=4, routed)           5.252     6.713    laser_receiver_block_i/ad7606c_0/inst/D[12]
    SLICE_X36Y95         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.479     2.658    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y95         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][12]/C

Slack:                    inf
  Source:                 adc_db[13]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.476ns (22.150%)  route 5.188ns (77.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  adc_db[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[13]_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[13]_inst/IBUF/O
                         net (fo=4, routed)           5.188     6.664    laser_receiver_block_i/ad7606c_0/inst/D[13]
    SLICE_X37Y94         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.479     2.658    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][13]/C

Slack:                    inf
  Source:                 adc_db[3]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.644ns  (logic 1.570ns (23.634%)  route 5.073ns (76.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  adc_db[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[3]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[3]_inst/IBUF/O
                         net (fo=4, routed)           5.073     6.644    laser_receiver_block_i/ad7606c_0/inst/D[3]
    SLICE_X40Y48         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.496     2.675    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X40Y48         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][3]/C

Slack:                    inf
  Source:                 adc_db[5]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 1.523ns (22.978%)  route 5.107ns (77.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  adc_db[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[5]_inst/IO
    T15                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[5]_inst/IBUF/O
                         net (fo=4, routed)           5.107     6.630    laser_receiver_block_i/ad7606c_0/inst/D[5]
    SLICE_X35Y58         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.479     2.658    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X35Y58         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/C

Slack:                    inf
  Source:                 adc_db[11]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.515ns  (logic 1.473ns (22.616%)  route 5.042ns (77.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  adc_db[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[11]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[11]_inst/IBUF/O
                         net (fo=4, routed)           5.042     6.515    laser_receiver_block_i/ad7606c_0/inst/D[11]
    SLICE_X36Y82         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.471     2.650    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y82         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][11]/C

Slack:                    inf
  Source:                 adc_db[14]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.458ns (22.531%)  route 5.012ns (77.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  adc_db[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/IBUF/O
                         net (fo=4, routed)           5.012     6.470    laser_receiver_block_i/ad7606c_0/inst/D[14]
    SLICE_X37Y94         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.479     2.658    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][14]/C

Slack:                    inf
  Source:                 adc_db[4]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 1.578ns (24.575%)  route 4.843ns (75.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  adc_db[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[4]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         1.578     1.578 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[4]_inst/IBUF/O
                         net (fo=4, routed)           4.843     6.421    laser_receiver_block_i/ad7606c_0/inst/D[4]
    SLICE_X36Y53         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.479     2.658    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y53         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_db[15]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.252ns (17.350%)  route 1.203ns (82.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  adc_db[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[15]_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[15]_inst/IBUF/O
                         net (fo=4, routed)           1.203     1.455    laser_receiver_block_i/ad7606c_0/inst/D[15]
    SLICE_X37Y46         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y46         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][15]/C

Slack:                    inf
  Source:                 adc_db[8]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.279ns (16.253%)  route 1.435ns (83.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  adc_db[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[8]_inst/IO
    V17                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[8]_inst/IBUF/O
                         net (fo=4, routed)           1.435     1.714    laser_receiver_block_i/ad7606c_0/inst/D[8]
    SLICE_X37Y58         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.823     1.189    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y58         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][8]/C

Slack:                    inf
  Source:                 adc_db[14]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.226ns (13.097%)  route 1.498ns (86.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  adc_db[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[14]_inst/IBUF/O
                         net (fo=4, routed)           1.498     1.724    laser_receiver_block_i/ad7606c_0/inst/D[14]
    SLICE_X37Y46         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y46         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][14]/C

Slack:                    inf
  Source:                 adc_db[15]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.252ns (14.516%)  route 1.487ns (85.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  adc_db[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[15]_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[15]_inst/IBUF/O
                         net (fo=4, routed)           1.487     1.739    laser_receiver_block_i/ad7606c_0/inst/D[15]
    SLICE_X36Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.819     1.185    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][15]/C

Slack:                    inf
  Source:                 adc_db[9]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.271ns (15.339%)  route 1.495ns (84.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  adc_db[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[9]_inst/IO
    V18                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[9]_inst/IBUF/O
                         net (fo=4, routed)           1.495     1.766    laser_receiver_block_i/ad7606c_0/inst/D[9]
    SLICE_X37Y54         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y54         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][9]/C

Slack:                    inf
  Source:                 adc_db[12]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.229ns (12.918%)  route 1.544ns (87.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  adc_db[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[12]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[12]_inst/IBUF/O
                         net (fo=4, routed)           1.544     1.773    laser_receiver_block_i/ad7606c_0/inst/D[12]
    SLICE_X40Y48         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.830     1.196    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X40Y48         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][12]/C

Slack:                    inf
  Source:                 adc_db[8]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.279ns (15.587%)  route 1.509ns (84.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  adc_db[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[8]_inst/IO
    V17                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[8]_inst/IBUF/O
                         net (fo=4, routed)           1.509     1.787    laser_receiver_block_i/ad7606c_0/inst/D[8]
    SLICE_X36Y53         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y53         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][8]/C

Slack:                    inf
  Source:                 adc_db[11]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.241ns (13.439%)  route 1.554ns (86.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  adc_db[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[11]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[11]_inst/IBUF/O
                         net (fo=4, routed)           1.554     1.796    laser_receiver_block_i/ad7606c_0/inst/D[11]
    SLICE_X36Y53         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y53         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][11]/C

Slack:                    inf
  Source:                 adc_db[3]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.337ns (18.561%)  route 1.479ns (81.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  adc_db[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[3]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[3]_inst/IBUF/O
                         net (fo=4, routed)           1.479     1.816    laser_receiver_block_i/ad7606c_0/inst/D[3]
    SLICE_X37Y94         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][3]/C

Slack:                    inf
  Source:                 adc_db[2]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.336ns (18.477%)  route 1.482ns (81.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  adc_db[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[2]_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  laser_receiver_block_i/ad7606c_0/adc_db_IOBUF[2]_inst/IBUF/O
                         net (fo=4, routed)           1.482     1.818    laser_receiver_block_i/ad7606c_0/inst/D[2]
    SLICE_X36Y95         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.824     1.190    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y95         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][2]/C





