{
  "design": {
    "design_info": {
      "boundary_crc": "0xECFE6B5E05E158F4",
      "device": "xcvp1202-vsva2785-2MP-e-S",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "CIPS": "",
      "axi_intc": "",
      "pl_rtl": {
        "icn_ctrl": "",
        "icn_ctrl_0": "",
        "icn_ctrl_1": "",
        "axil_slave_0": "",
        "axil_slave_1": "",
        "axi_uart_bridge": {
          "axi_uart_bridge": "",
          "axi_uartlite": ""
        },
        "axi_revision": ""
      },
      "cips_noc": "",
      "clk_wizard": "",
      "noc_lpddr4_0": "",
      "noc_lpddr4_1": "",
      "proc_sys_reset": "",
      "dummy_intr": ""
    },
    "interface_ports": {
      "ch0_lpddr4_trip1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_trip1_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_trip1_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_trip1_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_trip1_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_trip1_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_trip1_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_trip1_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch0_lpddr4_trip1_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_trip1_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch0_lpddr4_trip1_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_trip1_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch0_lpddr4_trip1_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_trip1_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch0_lpddr4_trip1_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_trip1_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch0_lpddr4_trip1_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_trip1_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_trip1_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_trip1_reset_n",
            "direction": "O"
          }
        }
      },
      "ch0_lpddr4_trip2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_trip2_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_trip2_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_trip2_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_trip2_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_trip2_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_trip2_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_trip2_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch0_lpddr4_trip2_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_trip2_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch0_lpddr4_trip2_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_trip2_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch0_lpddr4_trip2_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_trip2_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch0_lpddr4_trip2_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_trip2_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch0_lpddr4_trip2_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_trip2_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_trip2_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_trip2_reset_n",
            "direction": "O"
          }
        }
      },
      "ch0_lpddr4_trip3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_trip3_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_trip3_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_trip3_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_trip3_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_trip3_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_trip3_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_trip3_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch0_lpddr4_trip3_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_trip3_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch0_lpddr4_trip3_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_trip3_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch0_lpddr4_trip3_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_trip3_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch0_lpddr4_trip3_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_trip3_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch0_lpddr4_trip3_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_trip3_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_trip3_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_trip3_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_trip1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_trip1_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_trip1_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_trip1_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_trip1_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_trip1_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_trip1_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_trip1_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch1_lpddr4_trip1_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_trip1_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch1_lpddr4_trip1_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_trip1_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch1_lpddr4_trip1_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_trip1_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch1_lpddr4_trip1_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_trip1_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch1_lpddr4_trip1_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_trip1_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_trip1_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_trip1_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_trip2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_trip2_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_trip2_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_trip2_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_trip2_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_trip2_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_trip2_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_trip2_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch1_lpddr4_trip2_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_trip2_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch1_lpddr4_trip2_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_trip2_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch1_lpddr4_trip2_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_trip2_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch1_lpddr4_trip2_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_trip2_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch1_lpddr4_trip2_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_trip2_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_trip2_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_trip2_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_trip3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_trip3_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_trip3_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_trip3_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_trip3_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_trip3_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_trip3_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_trip3_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch1_lpddr4_trip3_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_trip3_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch1_lpddr4_trip3_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_trip3_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch1_lpddr4_trip3_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_trip3_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch1_lpddr4_trip3_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_trip3_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch1_lpddr4_trip3_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_trip3_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_trip3_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_trip3_reset_n",
            "direction": "O"
          }
        }
      },
      "lpddr4_clk1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200321000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_clk1_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_clk1_clk_n",
            "direction": "I"
          }
        }
      },
      "lpddr4_clk2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200321000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_clk2_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_clk2_clk_n",
            "direction": "I"
          }
        }
      },
      "lpddr4_clk3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200321000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_clk3_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_clk3_clk_n",
            "direction": "I"
          }
        }
      },
      "UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "UART_txd",
            "direction": "O"
          }
        }
      }
    },
    "components": {
      "CIPS": {
        "vlnv": "xilinx.com:ip:versal_cips:3.4",
        "ip_revision": "4",
        "xci_name": "top_level_CIPS_0_0",
        "xci_path": "ip/top_level_CIPS_0_0/top_level_CIPS_0_0.xci",
        "inst_hier_path": "CIPS",
        "parameters": {
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "DDR_MEMORY_MODE": {
            "value": "Custom"
          },
          "PS_BOARD_INTERFACE": {
            "value": "ps_pmc_fixed_io"
          },
          "PS_PL_CONNECTIVITY_MODE": {
            "value": "Custom"
          },
          "PS_PMC_CONFIG": {
            "value": [
              "CLOCK_MODE Custom",
              "DDR_MEMORY_MODE Custom",
              "DESIGN_MODE 1",
              "DEVICE_INTEGRITY_MODE {Sysmon temperature voltage and external IO monitoring}",
              "PMC_CRP_PL0_REF_CTRL_FREQMHZ 99.999992",
              "PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}}",
              "PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}}",
              "PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}}",
              "PMC_QSPI_PERIPHERAL_DATA_MODE x4",
              "PMC_QSPI_PERIPHERAL_ENABLE 1",
              "PMC_QSPI_PERIPHERAL_MODE {Dual Parallel}",
              "PMC_REF_CLK_FREQMHZ 33.3333",
              "PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}}",
              "PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}}",
              "PMC_SD1_SLOT_TYPE {SD 3.0}",
              "PMC_USE_PMC_NOC_AXI0 1",
              "PS_BOARD_INTERFACE ps_pmc_fixed_io",
              "PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}}",
              "PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}}",
              "PS_GEN_IPI0_ENABLE 1",
              "PS_GEN_IPI0_MASTER A72",
              "PS_GEN_IPI1_ENABLE 1",
              "PS_GEN_IPI1_MASTER A72",
              "PS_GEN_IPI2_ENABLE 1",
              "PS_GEN_IPI2_MASTER A72",
              "PS_GEN_IPI3_ENABLE 1",
              "PS_GEN_IPI3_MASTER A72",
              "PS_GEN_IPI4_ENABLE 1",
              "PS_GEN_IPI4_MASTER A72",
              "PS_GEN_IPI5_ENABLE 1",
              "PS_GEN_IPI5_MASTER A72",
              "PS_GEN_IPI6_ENABLE 1",
              "PS_GEN_IPI6_MASTER A72",
              "PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}}",
              "PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}}",
              "PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}}",
              "PS_IRQ_USAGE {{CH0 1} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}}",
              "PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_NUM_FABRIC_RESETS 1",
              "PS_PCIE_EP_RESET1_IO {PS_MIO 18}",
              "PS_PCIE_EP_RESET2_IO {PS_MIO 19}",
              "PS_PCIE_RESET {ENABLE 1}",
              "PS_PL_CONNECTIVITY_MODE Custom",
              "PS_TTC0_PERIPHERAL_ENABLE 1",
              "PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}}",
              "PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}}",
              "PS_USE_FPD_AXI_NOC0 1",
              "PS_USE_FPD_AXI_NOC1 1",
              "PS_USE_FPD_CCI_NOC 1",
              "PS_USE_M_AXI_FPD 1",
              "PS_USE_NOC_LPD_AXI0 1",
              "PS_USE_PMCPL_CLK0 1",
              "SMON_ALARMS Set_Alarms_On",
              "SMON_ENABLE_TEMP_AVERAGING 0",
              "SMON_INTERFACE_TO_USE I2C",
              "SMON_MEAS36 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}}",
              "SMON_MEAS37 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 1}}",
              "SMON_MEAS58 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 2}}",
              "SMON_MEAS59 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 3}}",
              "SMON_MEAS60 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 4}}",
              "SMON_MEAS62 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 5}}",
              "SMON_MEAS63 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 6}}",
              "SMON_PMBUS_ADDRESS 0x18",
              "SMON_TEMP_AVERAGING_SAMPLES 0"
            ]
          }
        },
        "interface_ports": {
          "M_AXI_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI_FPD",
            "base_address": {
              "minimum": "0xA4000000",
              "maximum": "0x04FFFFFFFFFF",
              "width": "44"
            }
          },
          "FPD_CCI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_AXI_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_AXI_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "LPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "LPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "PMC_NOC_AXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "PMC_NOC_AXI_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "FPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_AXI_NOC_0:APERTURE_0": {
                    "name": "FPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_1": {
                    "name": "FPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_2": {
                    "name": "FPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_3": {
                    "name": "FPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_4": {
                    "name": "FPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_5": {
                    "name": "FPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_6": {
                    "name": "FPD_AXI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_AXI_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_AXI_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_AXI_NOC_1:APERTURE_0": {
                    "name": "FPD_AXI_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_1": {
                    "name": "FPD_AXI_NOC_1:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_2": {
                    "name": "FPD_AXI_NOC_1:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_3": {
                    "name": "FPD_AXI_NOC_1:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_4": {
                    "name": "FPD_AXI_NOC_1:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_5": {
                    "name": "FPD_AXI_NOC_1:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_6": {
                    "name": "FPD_AXI_NOC_1:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_0:APERTURE_0": {
                    "name": "FPD_CCI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_1": {
                    "name": "FPD_CCI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_2": {
                    "name": "FPD_CCI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_3": {
                    "name": "FPD_CCI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_4": {
                    "name": "FPD_CCI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_5": {
                    "name": "FPD_CCI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_6": {
                    "name": "FPD_CCI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_1:APERTURE_0": {
                    "name": "FPD_CCI_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_1": {
                    "name": "FPD_CCI_NOC_1:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_2": {
                    "name": "FPD_CCI_NOC_1:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_3": {
                    "name": "FPD_CCI_NOC_1:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_4": {
                    "name": "FPD_CCI_NOC_1:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_5": {
                    "name": "FPD_CCI_NOC_1:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_6": {
                    "name": "FPD_CCI_NOC_1:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_2": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_2",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_2:APERTURE_0": {
                    "name": "FPD_CCI_NOC_2:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_1": {
                    "name": "FPD_CCI_NOC_2:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_2": {
                    "name": "FPD_CCI_NOC_2:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_3": {
                    "name": "FPD_CCI_NOC_2:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_4": {
                    "name": "FPD_CCI_NOC_2:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_5": {
                    "name": "FPD_CCI_NOC_2:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_6": {
                    "name": "FPD_CCI_NOC_2:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_3": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_3",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_3:APERTURE_0": {
                    "name": "FPD_CCI_NOC_3:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_1": {
                    "name": "FPD_CCI_NOC_3:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_2": {
                    "name": "FPD_CCI_NOC_3:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_3": {
                    "name": "FPD_CCI_NOC_3:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_4": {
                    "name": "FPD_CCI_NOC_3:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_5": {
                    "name": "FPD_CCI_NOC_3:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_6": {
                    "name": "FPD_CCI_NOC_3:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "LPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "LPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "LPD_AXI_NOC_0:APERTURE_0": {
                    "name": "LPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_1": {
                    "name": "LPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_2": {
                    "name": "LPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_3": {
                    "name": "LPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_4": {
                    "name": "LPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_5": {
                    "name": "LPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "M_AXI_FPD": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "M_AXI_FPD",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_FPD:APERTURE_0": {
                    "name": "M_AXI_FPD:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0xA4000000",
                    "range": "448M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_1": {
                    "name": "M_AXI_FPD:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000400000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_2": {
                    "name": "M_AXI_FPD:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x040000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "PMC_NOC_AXI_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "PMC_NOC_AXI_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PMC_NOC_AXI_0:APERTURE_0": {
                    "name": "PMC_NOC_AXI_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_1": {
                    "name": "PMC_NOC_AXI_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_2": {
                    "name": "PMC_NOC_AXI_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_3": {
                    "name": "PMC_NOC_AXI_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_4": {
                    "name": "PMC_NOC_AXI_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_5": {
                    "name": "PMC_NOC_AXI_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_6": {
                    "name": "PMC_NOC_AXI_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "20",
        "xci_name": "top_level_axi_intc_0_0",
        "xci_path": "ip/top_level_axi_intc_0_0/top_level_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc",
        "parameters": {
          "C_ASYNC_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "pl_rtl": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UART": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "icn_ctrl": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "25",
            "xci_name": "top_level_icn_ctrl_0",
            "xci_path": "ip/top_level_icn_ctrl_0/top_level_icn_ctrl_0.xci",
            "inst_hier_path": "pl_rtl/icn_ctrl",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M04_AXI { memport \"M_AXI_GP\" sptag \"\" memory \"\" } "
            }
          },
          "icn_ctrl_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "25",
            "xci_name": "top_level_icn_ctrl_0_0",
            "xci_path": "ip/top_level_icn_ctrl_0_0/top_level_icn_ctrl_0_0.xci",
            "inst_hier_path": "pl_rtl/icn_ctrl_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
            }
          },
          "icn_ctrl_1": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "25",
            "xci_name": "top_level_icn_ctrl_1_0",
            "xci_path": "ip/top_level_icn_ctrl_1_0/top_level_icn_ctrl_1_0.xci",
            "inst_hier_path": "pl_rtl/icn_ctrl_1",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
            }
          },
          "axil_slave_0": {
            "vlnv": "xilinx.com:module_ref:axil_slave:1.0",
            "ip_revision": "1",
            "xci_name": "top_level_axil_slave_0_0",
            "xci_path": "ip/top_level_axil_slave_0_0/top_level_axil_slave_0_0.xci",
            "inst_hier_path": "pl_rtl/axil_slave_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axil_slave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                    "value_src": "ip_prop"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "memory_map_ref": "S_AXI",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axil_slave_1": {
            "vlnv": "xilinx.com:module_ref:axil_slave:1.0",
            "ip_revision": "1",
            "xci_name": "top_level_axil_slave_1_0",
            "xci_path": "ip/top_level_axil_slave_1_0/top_level_axil_slave_1_0.xci",
            "inst_hier_path": "pl_rtl/axil_slave_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axil_slave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                    "value_src": "ip_prop"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "memory_map_ref": "S_AXI",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axi_uart_bridge": {
            "interface_ports": {
              "UART": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
                "vlnv": "xilinx.com:interface:uart_rtl:1.0"
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "direction": "I"
              },
              "aresetn": {
                "direction": "I"
              }
            },
            "components": {
              "axi_uart_bridge": {
                "vlnv": "xilinx.com:module_ref:axi_uart_bridge:1.0",
                "ip_revision": "1",
                "xci_name": "top_level_axi_uart_bridge_0_0",
                "xci_path": "ip/top_level_axi_uart_bridge_0_0/top_level_axi_uart_bridge_0_0.xci",
                "inst_hier_path": "pl_rtl/axi_uart_bridge/axi_uart_bridge",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axi_uart_bridge",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "ip_prop"
                      },
                      "ID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "0",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                        "value_src": "ip_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "M_UART": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "ip_prop"
                      },
                      "ID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "0",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                        "value_src": "ip_prop"
                      }
                    },
                    "address_space_ref": "M_UART",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "M_UART_AWADDR",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_UART_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_UART_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_UART_WDATA",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_UART_WSTRB",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "WVALID": {
                        "physical_name": "M_UART_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_UART_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_UART_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_UART_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_UART_BREADY",
                        "direction": "O"
                      },
                      "ARADDR": {
                        "physical_name": "M_UART_ARADDR",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_UART_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_UART_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_UART_RDATA",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_UART_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RVALID": {
                        "physical_name": "M_UART_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_UART_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_UART:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "UART_INT": {
                    "direction": "I",
                    "parameters": {
                      "SENSITIVITY": {
                        "value": "EDGE_RISING",
                        "value_src": "const_prop"
                      },
                      "PortWidth": {
                        "value": "1",
                        "value_src": "default_prop"
                      }
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    },
                    "M_UART": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "axi_uartlite": {
                "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
                "ip_revision": "37",
                "xci_name": "top_level_axi_uartlite_0_0",
                "xci_path": "ip/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0.xci",
                "inst_hier_path": "pl_rtl/axi_uart_bridge/axi_uartlite",
                "parameters": {
                  "C_BAUDRATE": {
                    "value": "115200"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_uart_bridge_M_AXI": {
                "interface_ports": [
                  "M_AXI",
                  "axi_uart_bridge/M_AXI"
                ]
              },
              "axi_uart_bridge_M_UART": {
                "interface_ports": [
                  "axi_uartlite/S_AXI",
                  "axi_uart_bridge/M_UART"
                ]
              },
              "axi_uartlite_0_UART": {
                "interface_ports": [
                  "UART",
                  "axi_uartlite/UART"
                ]
              }
            },
            "nets": {
              "aclk_1": {
                "ports": [
                  "aclk",
                  "axi_uart_bridge/aclk",
                  "axi_uartlite/s_axi_aclk"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "axi_uart_bridge/aresetn",
                  "axi_uartlite/s_axi_aresetn"
                ]
              },
              "axi_uartlite_interrupt": {
                "ports": [
                  "axi_uartlite/interrupt",
                  "axi_uart_bridge/UART_INT"
                ]
              }
            }
          },
          "axi_revision": {
            "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
            "ip_revision": "1",
            "xci_name": "top_level_axi_revision_0_0",
            "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
            "inst_hier_path": "pl_rtl/axi_revision",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_revision",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "7",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                    "value_src": "ip_prop"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1",
                    "value_src": "user_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "memory_map_ref": "S_AXI",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_987a_pspmc_0_0_pl0_ref_clk",
                    "value_src": "ip_prop"
                  }
                }
              },
              "AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "CIPS_0_M_AXI_GP0": {
            "interface_ports": [
              "S00_AXI",
              "icn_ctrl/S00_AXI"
            ]
          },
          "axi_uart_bridge_M_AXI": {
            "interface_ports": [
              "axi_uart_bridge/M_AXI",
              "icn_ctrl/S01_AXI"
            ]
          },
          "axi_uart_bridge_UART": {
            "interface_ports": [
              "UART",
              "axi_uart_bridge/UART"
            ]
          },
          "icn_ctrl_0_M00_AXI": {
            "interface_ports": [
              "axil_slave_0/S_AXI",
              "icn_ctrl_0/M00_AXI"
            ]
          },
          "icn_ctrl_1_M00_AXI": {
            "interface_ports": [
              "axil_slave_1/S_AXI",
              "icn_ctrl_1/M00_AXI"
            ]
          },
          "icn_ctrl_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "icn_ctrl/M00_AXI"
            ]
          },
          "icn_ctrl_M01_AXI": {
            "interface_ports": [
              "icn_ctrl/M01_AXI",
              "icn_ctrl_0/S00_AXI"
            ]
          },
          "icn_ctrl_M02_AXI": {
            "interface_ports": [
              "icn_ctrl/M02_AXI",
              "icn_ctrl_1/S00_AXI"
            ]
          },
          "icn_ctrl_M03_AXI": {
            "interface_ports": [
              "axi_revision/S_AXI",
              "icn_ctrl/M03_AXI"
            ]
          }
        },
        "nets": {
          "clk_wizard_0_clk_out1": {
            "ports": [
              "aclk",
              "icn_ctrl/aclk",
              "icn_ctrl_0/aclk",
              "icn_ctrl_1/aclk",
              "axil_slave_1/clk",
              "axil_slave_0/clk",
              "axi_uart_bridge/aclk",
              "axi_revision/AXI_ACLK"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "icn_ctrl_0/aresetn",
              "icn_ctrl_1/aresetn",
              "icn_ctrl/aresetn",
              "axil_slave_1/resetn",
              "axil_slave_0/resetn",
              "axi_uart_bridge/aresetn",
              "axi_revision/AXI_ARESETN"
            ]
          }
        }
      },
      "cips_noc": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "1",
        "xci_name": "top_level_cips_noc_0",
        "xci_path": "ip/top_level_cips_noc_0/top_level_cips_noc_0.xci",
        "inst_hier_path": "cips_noc",
        "parameters": {
          "NUM_CLKS": {
            "value": "9"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NMI": {
            "value": "8"
          },
          "NUM_NSI": {
            "value": "0"
          },
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "M04_INI {read_bw {128} write_bw {128}} M00_INI {read_bw {128} write_bw {128}}"
              }
            },
            "bridges": [
              "M00_INI",
              "M04_INI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "M01_INI {read_bw {128} write_bw {128}} M05_INI {read_bw {128} write_bw {128}}"
              }
            },
            "bridges": [
              "M01_INI",
              "M05_INI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "M02_INI {read_bw {128} write_bw {128}} M06_INI {read_bw {128} write_bw {128}}"
              }
            },
            "bridges": [
              "M02_INI",
              "M06_INI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": "M07_INI {read_bw {128} write_bw {128}} M03_INI {read_bw {128} write_bw {128}}"
              }
            },
            "bridges": [
              "M03_INI",
              "M07_INI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_nci"
              },
              "CONNECTIONS": {
                "value": "M00_INI {read_bw {5} write_bw {5}}"
              }
            },
            "bridges": [
              "M00_INI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_nci"
              },
              "CONNECTIONS": {
                "value": "M00_INI {read_bw {5} write_bw {5}}"
              }
            },
            "bridges": [
              "M00_INI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_rpu"
              },
              "CONNECTIONS": {
                "value": "M00_INI {read_bw {5} write_bw {5}}"
              }
            },
            "bridges": [
              "M00_INI"
            ]
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pmc"
              },
              "CONNECTIONS": {
                "value": "M04_INI {read_bw {5} write_bw {5}} M00_INI {read_bw {5} write_bw {5}}"
              }
            },
            "bridges": [
              "M00_INI",
              "M04_INI"
            ]
          },
          "M00_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M01_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M02_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M03_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M04_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M05_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M06_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M07_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          }
        }
      },
      "clk_wizard": {
        "vlnv": "xilinx.com:ip:clk_wizard:1.0",
        "ip_revision": "15",
        "xci_name": "top_level_clk_wizard_0_0",
        "xci_path": "ip/top_level_clk_wizard_0_0/top_level_clk_wizard_0_0.xci",
        "inst_hier_path": "clk_wizard",
        "parameters": {
          "CLKOUT_DRIVES": {
            "value": "BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"
          },
          "CLKOUT_DYN_PS": {
            "value": "None,None,None,None,None,None,None"
          },
          "CLKOUT_MATCHED_ROUTING": {
            "value": "false,false,false,false,false,false,false"
          },
          "CLKOUT_PORT": {
            "value": "clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"
          },
          "CLKOUT_REQUESTED_DUTY_CYCLE": {
            "value": "50.000,50.000,50.000,50.000,50.000,50.000,50.000"
          },
          "CLKOUT_REQUESTED_OUT_FREQUENCY": {
            "value": "200,150.000,300.000,100.000,100.000,100.000,100.000"
          },
          "CLKOUT_REQUESTED_PHASE": {
            "value": "0.000,0.000,0.000,0.000,0.000,0.000,0.000"
          },
          "CLKOUT_USED": {
            "value": "true,false,false,false,false,false,false"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out1 {id \"0\" is_default \"true\" proc_sys_reset \"/proc_sys_reset\" status \"fixed\"}"
        }
      },
      "noc_lpddr4_0": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "1",
        "xci_name": "top_level_noc_lpddr4_0_0",
        "xci_path": "ip/top_level_noc_lpddr4_0_0/top_level_noc_lpddr4_0_0.xci",
        "inst_hier_path": "noc_lpddr4_0",
        "parameters": {
          "CH0_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_trip1"
          },
          "CH1_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_trip1"
          },
          "MC_CHANNEL_INTERLEAVING": {
            "value": "true"
          },
          "MC_CHAN_REGION1": {
            "value": "DDR_LOW1"
          },
          "MC_CH_INTERLEAVING_SIZE": {
            "value": "4K_Bytes"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "0"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "lpddr4_clk1"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S00_INI"
          },
          "S01_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_1 {read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S01_INI"
          },
          "S02_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_2 {read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S02_INI"
          },
          "S03_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_3 {read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S03_INI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_INI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_INI": {
              "address_blocks": {
                "C1_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C1_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_INI": {
              "address_blocks": {
                "C2_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C2_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_INI": {
              "address_blocks": {
                "C3_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C3_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S00_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S01_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S02_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S03_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S04_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S05_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S06_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S07_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S08_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S09_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S10_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S11_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S12_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S13_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S14_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S15_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S16_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S17_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S18_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S19_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S20_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S21_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S22_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S23_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S24_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S25_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S26_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S27_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"}"
        }
      },
      "noc_lpddr4_1": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "1",
        "xci_name": "top_level_noc_lpddr4_1_0",
        "xci_path": "ip/top_level_noc_lpddr4_1_0/top_level_noc_lpddr4_1_0.xci",
        "inst_hier_path": "noc_lpddr4_1",
        "parameters": {
          "CH0_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_trip2"
          },
          "CH0_LPDDR4_1_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_trip3"
          },
          "CH1_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_trip2"
          },
          "CH1_LPDDR4_1_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_trip3"
          },
          "MC_CHAN_REGION0": {
            "value": "DDR_CH1"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "0"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "lpddr4_clk2"
          },
          "sys_clk1_BOARD_INTERFACE": {
            "value": "lpddr4_clk3"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S00_INI"
          },
          "S01_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_1 {read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S01_INI"
          },
          "S02_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_2 {read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S02_INI"
          },
          "S03_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_3 {read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S03_INI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "sys_clk1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_INI": {
              "address_blocks": {
                "C0_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_INI": {
              "address_blocks": {
                "C1_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_INI": {
              "address_blocks": {
                "C2_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_INI": {
              "address_blocks": {
                "C3_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S00_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S01_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S02_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S03_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S04_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S05_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S06_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S07_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S08_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S09_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S10_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S11_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S12_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S13_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S14_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S15_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S16_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S17_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S18_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S19_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S20_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S21_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S22_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S23_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S24_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S25_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S26_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S27_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"}"
        }
      },
      "proc_sys_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "top_level_proc_sys_reset_0_0",
        "xci_path": "ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset"
      },
      "dummy_intr": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "CIPS_0_FPD_AXI_NOC_0": {
        "interface_ports": [
          "CIPS/FPD_AXI_NOC_0",
          "cips_noc/S04_AXI"
        ]
      },
      "CIPS_0_FPD_AXI_NOC_1": {
        "interface_ports": [
          "CIPS/FPD_AXI_NOC_1",
          "cips_noc/S05_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_0": {
        "interface_ports": [
          "CIPS/FPD_CCI_NOC_0",
          "cips_noc/S00_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_1": {
        "interface_ports": [
          "CIPS/FPD_CCI_NOC_1",
          "cips_noc/S01_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_2": {
        "interface_ports": [
          "CIPS/FPD_CCI_NOC_2",
          "cips_noc/S02_AXI"
        ]
      },
      "CIPS_0_FPD_CCI_NOC_3": {
        "interface_ports": [
          "CIPS/FPD_CCI_NOC_3",
          "cips_noc/S03_AXI"
        ]
      },
      "CIPS_0_LPD_AXI_NOC_0": {
        "interface_ports": [
          "CIPS/LPD_AXI_NOC_0",
          "cips_noc/S06_AXI"
        ]
      },
      "CIPS_0_M_AXI_GP0": {
        "interface_ports": [
          "CIPS/M_AXI_FPD",
          "pl_rtl/S00_AXI"
        ]
      },
      "CIPS_0_PMC_NOC_AXI_0": {
        "interface_ports": [
          "CIPS/PMC_NOC_AXI_0",
          "cips_noc/S07_AXI"
        ]
      },
      "cips_noc_M00_INI": {
        "interface_ports": [
          "cips_noc/M00_INI",
          "noc_lpddr4_0/S00_INI"
        ]
      },
      "cips_noc_M01_INI": {
        "interface_ports": [
          "cips_noc/M01_INI",
          "noc_lpddr4_0/S01_INI"
        ]
      },
      "cips_noc_M02_INI": {
        "interface_ports": [
          "cips_noc/M02_INI",
          "noc_lpddr4_0/S02_INI"
        ]
      },
      "cips_noc_M03_INI": {
        "interface_ports": [
          "cips_noc/M03_INI",
          "noc_lpddr4_0/S03_INI"
        ]
      },
      "cips_noc_M04_INI": {
        "interface_ports": [
          "cips_noc/M04_INI",
          "noc_lpddr4_1/S00_INI"
        ]
      },
      "cips_noc_M05_INI": {
        "interface_ports": [
          "cips_noc/M05_INI",
          "noc_lpddr4_1/S01_INI"
        ]
      },
      "cips_noc_M06_INI": {
        "interface_ports": [
          "cips_noc/M06_INI",
          "noc_lpddr4_1/S02_INI"
        ]
      },
      "cips_noc_M07_INI": {
        "interface_ports": [
          "cips_noc/M07_INI",
          "noc_lpddr4_1/S03_INI"
        ]
      },
      "icn_ctrl_M00_AXI": {
        "interface_ports": [
          "axi_intc/s_axi",
          "pl_rtl/M00_AXI"
        ]
      },
      "lpddr4_clk1_1": {
        "interface_ports": [
          "lpddr4_clk1",
          "noc_lpddr4_0/sys_clk0"
        ]
      },
      "lpddr4_clk2_1": {
        "interface_ports": [
          "lpddr4_clk2",
          "noc_lpddr4_1/sys_clk0"
        ]
      },
      "lpddr4_clk3_1": {
        "interface_ports": [
          "lpddr4_clk3",
          "noc_lpddr4_1/sys_clk1"
        ]
      },
      "noc_lpddr4_0_CH0_LPDDR4_0": {
        "interface_ports": [
          "ch0_lpddr4_trip1",
          "noc_lpddr4_0/CH0_LPDDR4_0"
        ]
      },
      "noc_lpddr4_0_CH1_LPDDR4_0": {
        "interface_ports": [
          "ch1_lpddr4_trip1",
          "noc_lpddr4_0/CH1_LPDDR4_0"
        ]
      },
      "noc_lpddr4_1_CH0_LPDDR4_0": {
        "interface_ports": [
          "ch0_lpddr4_trip2",
          "noc_lpddr4_1/CH0_LPDDR4_0"
        ]
      },
      "noc_lpddr4_1_CH0_LPDDR4_1": {
        "interface_ports": [
          "ch0_lpddr4_trip3",
          "noc_lpddr4_1/CH0_LPDDR4_1"
        ]
      },
      "noc_lpddr4_1_CH1_LPDDR4_0": {
        "interface_ports": [
          "ch1_lpddr4_trip2",
          "noc_lpddr4_1/CH1_LPDDR4_0"
        ]
      },
      "noc_lpddr4_1_CH1_LPDDR4_1": {
        "interface_ports": [
          "ch1_lpddr4_trip3",
          "noc_lpddr4_1/CH1_LPDDR4_1"
        ]
      },
      "pl_rtl_UART": {
        "interface_ports": [
          "pl_rtl/UART",
          "UART"
        ]
      }
    },
    "nets": {
      "CIPS_0_fpd_axi_noc_axi0_clk": {
        "ports": [
          "CIPS/fpd_axi_noc_axi0_clk",
          "cips_noc/aclk5"
        ]
      },
      "CIPS_0_fpd_axi_noc_axi1_clk": {
        "ports": [
          "CIPS/fpd_axi_noc_axi1_clk",
          "cips_noc/aclk6"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi0_clk": {
        "ports": [
          "CIPS/fpd_cci_noc_axi0_clk",
          "cips_noc/aclk1"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi1_clk": {
        "ports": [
          "CIPS/fpd_cci_noc_axi1_clk",
          "cips_noc/aclk2"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi2_clk": {
        "ports": [
          "CIPS/fpd_cci_noc_axi2_clk",
          "cips_noc/aclk3"
        ]
      },
      "CIPS_0_fpd_cci_noc_axi3_clk": {
        "ports": [
          "CIPS/fpd_cci_noc_axi3_clk",
          "cips_noc/aclk4"
        ]
      },
      "CIPS_0_lpd_axi_noc_clk": {
        "ports": [
          "CIPS/lpd_axi_noc_clk",
          "cips_noc/aclk7"
        ]
      },
      "CIPS_0_pl_clk0": {
        "ports": [
          "CIPS/pl0_ref_clk",
          "clk_wizard/clk_in1"
        ]
      },
      "CIPS_0_pl_resetn1": {
        "ports": [
          "CIPS/pl0_resetn",
          "clk_wizard/resetn",
          "proc_sys_reset/ext_reset_in"
        ]
      },
      "CIPS_0_pmc_axi_noc_axi0_clk": {
        "ports": [
          "CIPS/pmc_axi_noc_axi0_clk",
          "cips_noc/aclk8"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc/irq",
          "CIPS/pl_ps_irq0"
        ]
      },
      "clk_wizard_0_clk_out1": {
        "ports": [
          "clk_wizard/clk_out1",
          "CIPS/m_axi_fpd_aclk",
          "cips_noc/aclk0",
          "proc_sys_reset/slowest_sync_clk",
          "axi_intc/s_axi_aclk",
          "pl_rtl/aclk"
        ]
      },
      "clk_wizard_0_locked": {
        "ports": [
          "clk_wizard/locked",
          "proc_sys_reset/dcm_locked"
        ]
      },
      "dummy_intr_dout": {
        "ports": [
          "dummy_intr/dout",
          "axi_intc/intr"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset/peripheral_aresetn",
          "axi_intc/s_axi_aresetn",
          "pl_rtl/aresetn"
        ]
      }
    },
    "addressing": {
      "/CIPS": {
        "address_spaces": {
          "FPD_AXI_NOC_0": {
            "segments": {
              "SEG_noc_lpddr4_0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              }
            }
          },
          "FPD_AXI_NOC_1": {
            "segments": {
              "SEG_noc_lpddr4_0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              }
            }
          },
          "FPD_CCI_NOC_0": {
            "segments": {
              "SEG_noc_lpddr4_0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_1_C0_DDR_CH1x2": {
                "address_block": "/noc_lpddr4_1/S00_INI/C0_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "FPD_CCI_NOC_1": {
            "segments": {
              "SEG_noc_lpddr4_0_C1_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S01_INI/C1_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C1_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S01_INI/C1_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_1_C1_DDR_CH1x2": {
                "address_block": "/noc_lpddr4_1/S01_INI/C1_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "FPD_CCI_NOC_2": {
            "segments": {
              "SEG_noc_lpddr4_0_C2_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S02_INI/C2_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C2_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S02_INI/C2_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_1_C2_DDR_CH1x2": {
                "address_block": "/noc_lpddr4_1/S02_INI/C2_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "FPD_CCI_NOC_3": {
            "segments": {
              "SEG_noc_lpddr4_0_C3_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S03_INI/C3_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C3_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S03_INI/C3_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_1_C3_DDR_CH1x2": {
                "address_block": "/noc_lpddr4_1/S03_INI/C3_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "LPD_AXI_NOC_0": {
            "segments": {
              "SEG_noc_lpddr4_0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              }
            }
          },
          "M_AXI_FPD": {
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x000A4020000",
                "range": "64K"
              },
              "SEG_axi_revision_reg0": {
                "address_block": "/pl_rtl/axi_revision/S_AXI/reg0",
                "offset": "0x000A4000000",
                "range": "4K"
              },
              "SEG_axil_slave_0_reg0": {
                "address_block": "/pl_rtl/axil_slave_0/S_AXI/reg0",
                "offset": "0x000A4002000",
                "range": "4K"
              },
              "SEG_axil_slave_1_reg0": {
                "address_block": "/pl_rtl/axil_slave_1/S_AXI/reg0",
                "offset": "0x000A4003000",
                "range": "4K"
              }
            }
          },
          "PMC_NOC_AXI_0": {
            "segments": {
              "SEG_noc_lpddr4_0_C0_DDR_LOW0": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_0_C0_DDR_LOW1": {
                "address_block": "/noc_lpddr4_0/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_noc_lpddr4_1_C0_DDR_CH1x2": {
                "address_block": "/noc_lpddr4_1/S00_INI/C0_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          }
        }
      },
      "/pl_rtl/axi_uart_bridge/axi_uart_bridge": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_intc_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x00000000A4020000",
                "range": "64K"
              },
              "SEG_axi_revision_reg0": {
                "address_block": "/pl_rtl/axi_revision/S_AXI/reg0",
                "offset": "0x00000000A4000000",
                "range": "4K"
              },
              "SEG_axil_slave_0_reg0": {
                "address_block": "/pl_rtl/axil_slave_0/S_AXI/reg0",
                "offset": "0x00000000A4001000",
                "range": "4K"
              },
              "SEG_axil_slave_1_reg0": {
                "address_block": "/pl_rtl/axil_slave_1/S_AXI/reg0",
                "offset": "0x00000000A4002000",
                "range": "4K"
              }
            }
          },
          "M_UART": {
            "segments": {
              "SEG_axi_uartlite_Reg": {
                "address_block": "/pl_rtl/axi_uart_bridge/axi_uartlite/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}