#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d03960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d03af0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d13f00 .functor NOT 1, L_0x1d41c80, C4<0>, C4<0>, C4<0>;
L_0x1d419e0 .functor XOR 1, L_0x1d41880, L_0x1d41940, C4<0>, C4<0>;
L_0x1d41b70 .functor XOR 1, L_0x1d419e0, L_0x1d41aa0, C4<0>, C4<0>;
v0x1d3bbb0_0 .net *"_ivl_10", 0 0, L_0x1d41aa0;  1 drivers
v0x1d3bcb0_0 .net *"_ivl_12", 0 0, L_0x1d41b70;  1 drivers
v0x1d3bd90_0 .net *"_ivl_2", 0 0, L_0x1d3db60;  1 drivers
v0x1d3be50_0 .net *"_ivl_4", 0 0, L_0x1d41880;  1 drivers
v0x1d3bf30_0 .net *"_ivl_6", 0 0, L_0x1d41940;  1 drivers
v0x1d3c060_0 .net *"_ivl_8", 0 0, L_0x1d419e0;  1 drivers
v0x1d3c140_0 .net "a", 0 0, v0x1d37810_0;  1 drivers
v0x1d3c1e0_0 .net "b", 0 0, v0x1d378b0_0;  1 drivers
v0x1d3c280_0 .net "c", 0 0, v0x1d37950_0;  1 drivers
v0x1d3c320_0 .var "clk", 0 0;
v0x1d3c3c0_0 .net "d", 0 0, v0x1d37a90_0;  1 drivers
v0x1d3c460_0 .net "q_dut", 0 0, L_0x1d41540;  1 drivers
v0x1d3c500_0 .net "q_ref", 0 0, L_0x1d3cba0;  1 drivers
v0x1d3c5a0_0 .var/2u "stats1", 159 0;
v0x1d3c640_0 .var/2u "strobe", 0 0;
v0x1d3c6e0_0 .net "tb_match", 0 0, L_0x1d41c80;  1 drivers
v0x1d3c7a0_0 .net "tb_mismatch", 0 0, L_0x1d13f00;  1 drivers
v0x1d3c860_0 .net "wavedrom_enable", 0 0, v0x1d37b80_0;  1 drivers
v0x1d3c900_0 .net "wavedrom_title", 511 0, v0x1d37c20_0;  1 drivers
L_0x1d3db60 .concat [ 1 0 0 0], L_0x1d3cba0;
L_0x1d41880 .concat [ 1 0 0 0], L_0x1d3cba0;
L_0x1d41940 .concat [ 1 0 0 0], L_0x1d41540;
L_0x1d41aa0 .concat [ 1 0 0 0], L_0x1d3cba0;
L_0x1d41c80 .cmp/eeq 1, L_0x1d3db60, L_0x1d41b70;
S_0x1d03c80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d03af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ceeea0 .functor NOT 1, v0x1d37810_0, C4<0>, C4<0>, C4<0>;
L_0x1d043e0 .functor XOR 1, L_0x1ceeea0, v0x1d378b0_0, C4<0>, C4<0>;
L_0x1d13f70 .functor XOR 1, L_0x1d043e0, v0x1d37950_0, C4<0>, C4<0>;
L_0x1d3cba0 .functor XOR 1, L_0x1d13f70, v0x1d37a90_0, C4<0>, C4<0>;
v0x1d14170_0 .net *"_ivl_0", 0 0, L_0x1ceeea0;  1 drivers
v0x1d14210_0 .net *"_ivl_2", 0 0, L_0x1d043e0;  1 drivers
v0x1ceeff0_0 .net *"_ivl_4", 0 0, L_0x1d13f70;  1 drivers
v0x1cef090_0 .net "a", 0 0, v0x1d37810_0;  alias, 1 drivers
v0x1d36bd0_0 .net "b", 0 0, v0x1d378b0_0;  alias, 1 drivers
v0x1d36ce0_0 .net "c", 0 0, v0x1d37950_0;  alias, 1 drivers
v0x1d36da0_0 .net "d", 0 0, v0x1d37a90_0;  alias, 1 drivers
v0x1d36e60_0 .net "q", 0 0, L_0x1d3cba0;  alias, 1 drivers
S_0x1d36fc0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d03af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d37810_0 .var "a", 0 0;
v0x1d378b0_0 .var "b", 0 0;
v0x1d37950_0 .var "c", 0 0;
v0x1d379f0_0 .net "clk", 0 0, v0x1d3c320_0;  1 drivers
v0x1d37a90_0 .var "d", 0 0;
v0x1d37b80_0 .var "wavedrom_enable", 0 0;
v0x1d37c20_0 .var "wavedrom_title", 511 0;
E_0x1cfe830/0 .event negedge, v0x1d379f0_0;
E_0x1cfe830/1 .event posedge, v0x1d379f0_0;
E_0x1cfe830 .event/or E_0x1cfe830/0, E_0x1cfe830/1;
E_0x1cfea80 .event posedge, v0x1d379f0_0;
E_0x1ce79f0 .event negedge, v0x1d379f0_0;
S_0x1d37310 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d36fc0;
 .timescale -12 -12;
v0x1d37510_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d37610 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d36fc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d37d80 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d03af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d3ccd0 .functor NOT 1, v0x1d37810_0, C4<0>, C4<0>, C4<0>;
L_0x1d3cd40 .functor NOT 1, v0x1d378b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d3cdd0 .functor AND 1, L_0x1d3ccd0, L_0x1d3cd40, C4<1>, C4<1>;
L_0x1d3ce90 .functor NOT 1, v0x1d37950_0, C4<0>, C4<0>, C4<0>;
L_0x1d3cf30 .functor AND 1, L_0x1d3cdd0, L_0x1d3ce90, C4<1>, C4<1>;
L_0x1d3d040 .functor AND 1, L_0x1d3cf30, v0x1d37a90_0, C4<1>, C4<1>;
L_0x1d3d140 .functor NOT 1, v0x1d37810_0, C4<0>, C4<0>, C4<0>;
L_0x1d3d1b0 .functor NOT 1, v0x1d378b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d3d270 .functor AND 1, L_0x1d3d140, L_0x1d3d1b0, C4<1>, C4<1>;
L_0x1d3d380 .functor AND 1, L_0x1d3d270, v0x1d37950_0, C4<1>, C4<1>;
L_0x1d3d4a0 .functor AND 1, L_0x1d3d380, v0x1d37a90_0, C4<1>, C4<1>;
L_0x1d3d510 .functor OR 1, L_0x1d3d040, L_0x1d3d4a0, C4<0>, C4<0>;
L_0x1d3d690 .functor NOT 1, v0x1d37810_0, C4<0>, C4<0>, C4<0>;
L_0x1d3d700 .functor AND 1, L_0x1d3d690, v0x1d378b0_0, C4<1>, C4<1>;
L_0x1d3d620 .functor NOT 1, v0x1d37950_0, C4<0>, C4<0>, C4<0>;
L_0x1d3d840 .functor AND 1, L_0x1d3d700, L_0x1d3d620, C4<1>, C4<1>;
L_0x1d3d9e0 .functor NOT 1, v0x1d37a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d3da50 .functor AND 1, L_0x1d3d840, L_0x1d3d9e0, C4<1>, C4<1>;
L_0x1d3dc00 .functor OR 1, L_0x1d3d510, L_0x1d3da50, C4<0>, C4<0>;
L_0x1d3dd10 .functor NOT 1, v0x1d37810_0, C4<0>, C4<0>, C4<0>;
L_0x1d3df40 .functor AND 1, L_0x1d3dd10, v0x1d378b0_0, C4<1>, C4<1>;
L_0x1d3e110 .functor NOT 1, v0x1d37950_0, C4<0>, C4<0>, C4<0>;
L_0x1d3e350 .functor AND 1, L_0x1d3df40, L_0x1d3e110, C4<1>, C4<1>;
L_0x1d3e460 .functor AND 1, L_0x1d3e350, v0x1d37a90_0, C4<1>, C4<1>;
L_0x1d3e700 .functor OR 1, L_0x1d3dc00, L_0x1d3e460, C4<0>, C4<0>;
L_0x1d3e810 .functor NOT 1, v0x1d37810_0, C4<0>, C4<0>, C4<0>;
L_0x1d3e960 .functor AND 1, L_0x1d3e810, v0x1d378b0_0, C4<1>, C4<1>;
L_0x1d3ea20 .functor AND 1, L_0x1d3e960, v0x1d37950_0, C4<1>, C4<1>;
L_0x1d3ebd0 .functor AND 1, L_0x1d3ea20, v0x1d37a90_0, C4<1>, C4<1>;
L_0x1d3ec90 .functor OR 1, L_0x1d3e700, L_0x1d3ebd0, C4<0>, C4<0>;
L_0x1d3eea0 .functor NOT 1, v0x1d378b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d3ef10 .functor AND 1, v0x1d37810_0, L_0x1d3eea0, C4<1>, C4<1>;
L_0x1d3f0e0 .functor NOT 1, v0x1d37950_0, C4<0>, C4<0>, C4<0>;
L_0x1d3f150 .functor AND 1, L_0x1d3ef10, L_0x1d3f0e0, C4<1>, C4<1>;
L_0x1d3f380 .functor NOT 1, v0x1d37a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d3f3f0 .functor AND 1, L_0x1d3f150, L_0x1d3f380, C4<1>, C4<1>;
L_0x1d3f630 .functor OR 1, L_0x1d3ec90, L_0x1d3f3f0, C4<0>, C4<0>;
L_0x1d3f740 .functor NOT 1, v0x1d378b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d3f8f0 .functor AND 1, v0x1d37810_0, L_0x1d3f740, C4<1>, C4<1>;
L_0x1d3f9b0 .functor AND 1, L_0x1d3f8f0, v0x1d37950_0, C4<1>, C4<1>;
L_0x1d3fbc0 .functor NOT 1, v0x1d37a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d3fc30 .functor AND 1, L_0x1d3f9b0, L_0x1d3fbc0, C4<1>, C4<1>;
L_0x1d3fea0 .functor OR 1, L_0x1d3f630, L_0x1d3fc30, C4<0>, C4<0>;
L_0x1d3ffb0 .functor AND 1, v0x1d37810_0, v0x1d378b0_0, C4<1>, C4<1>;
L_0x1d40190 .functor NOT 1, v0x1d37950_0, C4<0>, C4<0>, C4<0>;
L_0x1d40200 .functor AND 1, L_0x1d3ffb0, L_0x1d40190, C4<1>, C4<1>;
L_0x1d40490 .functor NOT 1, v0x1d37a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d40500 .functor AND 1, L_0x1d40200, L_0x1d40490, C4<1>, C4<1>;
L_0x1d407a0 .functor OR 1, L_0x1d3fea0, L_0x1d40500, C4<0>, C4<0>;
L_0x1d408b0 .functor AND 1, v0x1d37810_0, v0x1d378b0_0, C4<1>, C4<1>;
L_0x1d40ac0 .functor NOT 1, v0x1d37950_0, C4<0>, C4<0>, C4<0>;
L_0x1d40b30 .functor AND 1, L_0x1d408b0, L_0x1d40ac0, C4<1>, C4<1>;
L_0x1d40df0 .functor AND 1, L_0x1d40b30, v0x1d37a90_0, C4<1>, C4<1>;
L_0x1d40eb0 .functor OR 1, L_0x1d407a0, L_0x1d40df0, C4<0>, C4<0>;
L_0x1d41180 .functor AND 1, v0x1d37810_0, v0x1d378b0_0, C4<1>, C4<1>;
L_0x1d411f0 .functor AND 1, L_0x1d41180, v0x1d37950_0, C4<1>, C4<1>;
L_0x1d41480 .functor AND 1, L_0x1d411f0, v0x1d37a90_0, C4<1>, C4<1>;
L_0x1d41540 .functor OR 1, L_0x1d40eb0, L_0x1d41480, C4<0>, C4<0>;
v0x1d38070_0 .net *"_ivl_0", 0 0, L_0x1d3ccd0;  1 drivers
v0x1d38150_0 .net *"_ivl_10", 0 0, L_0x1d3d040;  1 drivers
v0x1d38230_0 .net *"_ivl_100", 0 0, L_0x1d40ac0;  1 drivers
v0x1d38320_0 .net *"_ivl_102", 0 0, L_0x1d40b30;  1 drivers
v0x1d38400_0 .net *"_ivl_104", 0 0, L_0x1d40df0;  1 drivers
v0x1d38530_0 .net *"_ivl_106", 0 0, L_0x1d40eb0;  1 drivers
v0x1d38610_0 .net *"_ivl_108", 0 0, L_0x1d41180;  1 drivers
v0x1d386f0_0 .net *"_ivl_110", 0 0, L_0x1d411f0;  1 drivers
v0x1d387d0_0 .net *"_ivl_112", 0 0, L_0x1d41480;  1 drivers
v0x1d388b0_0 .net *"_ivl_12", 0 0, L_0x1d3d140;  1 drivers
v0x1d38990_0 .net *"_ivl_14", 0 0, L_0x1d3d1b0;  1 drivers
v0x1d38a70_0 .net *"_ivl_16", 0 0, L_0x1d3d270;  1 drivers
v0x1d38b50_0 .net *"_ivl_18", 0 0, L_0x1d3d380;  1 drivers
v0x1d38c30_0 .net *"_ivl_2", 0 0, L_0x1d3cd40;  1 drivers
v0x1d38d10_0 .net *"_ivl_20", 0 0, L_0x1d3d4a0;  1 drivers
v0x1d38df0_0 .net *"_ivl_22", 0 0, L_0x1d3d510;  1 drivers
v0x1d38ed0_0 .net *"_ivl_24", 0 0, L_0x1d3d690;  1 drivers
v0x1d38fb0_0 .net *"_ivl_26", 0 0, L_0x1d3d700;  1 drivers
v0x1d39090_0 .net *"_ivl_28", 0 0, L_0x1d3d620;  1 drivers
v0x1d39170_0 .net *"_ivl_30", 0 0, L_0x1d3d840;  1 drivers
v0x1d39250_0 .net *"_ivl_32", 0 0, L_0x1d3d9e0;  1 drivers
v0x1d39330_0 .net *"_ivl_34", 0 0, L_0x1d3da50;  1 drivers
v0x1d39410_0 .net *"_ivl_36", 0 0, L_0x1d3dc00;  1 drivers
v0x1d394f0_0 .net *"_ivl_38", 0 0, L_0x1d3dd10;  1 drivers
v0x1d395d0_0 .net *"_ivl_4", 0 0, L_0x1d3cdd0;  1 drivers
v0x1d396b0_0 .net *"_ivl_40", 0 0, L_0x1d3df40;  1 drivers
v0x1d39790_0 .net *"_ivl_42", 0 0, L_0x1d3e110;  1 drivers
v0x1d39870_0 .net *"_ivl_44", 0 0, L_0x1d3e350;  1 drivers
v0x1d39950_0 .net *"_ivl_46", 0 0, L_0x1d3e460;  1 drivers
v0x1d39a30_0 .net *"_ivl_48", 0 0, L_0x1d3e700;  1 drivers
v0x1d39b10_0 .net *"_ivl_50", 0 0, L_0x1d3e810;  1 drivers
v0x1d39bf0_0 .net *"_ivl_52", 0 0, L_0x1d3e960;  1 drivers
v0x1d39cd0_0 .net *"_ivl_54", 0 0, L_0x1d3ea20;  1 drivers
v0x1d39fc0_0 .net *"_ivl_56", 0 0, L_0x1d3ebd0;  1 drivers
v0x1d3a0a0_0 .net *"_ivl_58", 0 0, L_0x1d3ec90;  1 drivers
v0x1d3a180_0 .net *"_ivl_6", 0 0, L_0x1d3ce90;  1 drivers
v0x1d3a260_0 .net *"_ivl_60", 0 0, L_0x1d3eea0;  1 drivers
v0x1d3a340_0 .net *"_ivl_62", 0 0, L_0x1d3ef10;  1 drivers
v0x1d3a420_0 .net *"_ivl_64", 0 0, L_0x1d3f0e0;  1 drivers
v0x1d3a500_0 .net *"_ivl_66", 0 0, L_0x1d3f150;  1 drivers
v0x1d3a5e0_0 .net *"_ivl_68", 0 0, L_0x1d3f380;  1 drivers
v0x1d3a6c0_0 .net *"_ivl_70", 0 0, L_0x1d3f3f0;  1 drivers
v0x1d3a7a0_0 .net *"_ivl_72", 0 0, L_0x1d3f630;  1 drivers
v0x1d3a880_0 .net *"_ivl_74", 0 0, L_0x1d3f740;  1 drivers
v0x1d3a960_0 .net *"_ivl_76", 0 0, L_0x1d3f8f0;  1 drivers
v0x1d3aa40_0 .net *"_ivl_78", 0 0, L_0x1d3f9b0;  1 drivers
v0x1d3ab20_0 .net *"_ivl_8", 0 0, L_0x1d3cf30;  1 drivers
v0x1d3ac00_0 .net *"_ivl_80", 0 0, L_0x1d3fbc0;  1 drivers
v0x1d3ace0_0 .net *"_ivl_82", 0 0, L_0x1d3fc30;  1 drivers
v0x1d3adc0_0 .net *"_ivl_84", 0 0, L_0x1d3fea0;  1 drivers
v0x1d3aea0_0 .net *"_ivl_86", 0 0, L_0x1d3ffb0;  1 drivers
v0x1d3af80_0 .net *"_ivl_88", 0 0, L_0x1d40190;  1 drivers
v0x1d3b060_0 .net *"_ivl_90", 0 0, L_0x1d40200;  1 drivers
v0x1d3b140_0 .net *"_ivl_92", 0 0, L_0x1d40490;  1 drivers
v0x1d3b220_0 .net *"_ivl_94", 0 0, L_0x1d40500;  1 drivers
v0x1d3b300_0 .net *"_ivl_96", 0 0, L_0x1d407a0;  1 drivers
v0x1d3b3e0_0 .net *"_ivl_98", 0 0, L_0x1d408b0;  1 drivers
v0x1d3b4c0_0 .net "a", 0 0, v0x1d37810_0;  alias, 1 drivers
v0x1d3b560_0 .net "b", 0 0, v0x1d378b0_0;  alias, 1 drivers
v0x1d3b650_0 .net "c", 0 0, v0x1d37950_0;  alias, 1 drivers
v0x1d3b740_0 .net "d", 0 0, v0x1d37a90_0;  alias, 1 drivers
v0x1d3b830_0 .net "q", 0 0, L_0x1d41540;  alias, 1 drivers
S_0x1d3b990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d03af0;
 .timescale -12 -12;
E_0x1cfe5d0 .event anyedge, v0x1d3c640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d3c640_0;
    %nor/r;
    %assign/vec4 v0x1d3c640_0, 0;
    %wait E_0x1cfe5d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d36fc0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d37a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d37950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d378b0_0, 0;
    %assign/vec4 v0x1d37810_0, 0;
    %wait E_0x1ce79f0;
    %wait E_0x1cfea80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d37a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d37950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d378b0_0, 0;
    %assign/vec4 v0x1d37810_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cfe830;
    %load/vec4 v0x1d37810_0;
    %load/vec4 v0x1d378b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d37950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d37a90_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d37a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d37950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d378b0_0, 0;
    %assign/vec4 v0x1d37810_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d37610;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cfe830;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d37a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d37950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d378b0_0, 0;
    %assign/vec4 v0x1d37810_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d03af0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d3c320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d3c640_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d03af0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d3c320_0;
    %inv;
    %store/vec4 v0x1d3c320_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d03af0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d379f0_0, v0x1d3c7a0_0, v0x1d3c140_0, v0x1d3c1e0_0, v0x1d3c280_0, v0x1d3c3c0_0, v0x1d3c500_0, v0x1d3c460_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d03af0;
T_7 ;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d03af0;
T_8 ;
    %wait E_0x1cfe830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d3c5a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d3c5a0_0, 4, 32;
    %load/vec4 v0x1d3c6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d3c5a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d3c5a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d3c5a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d3c500_0;
    %load/vec4 v0x1d3c500_0;
    %load/vec4 v0x1d3c460_0;
    %xor;
    %load/vec4 v0x1d3c500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d3c5a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d3c5a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d3c5a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/circuit2/iter2/response0/top_module.sv";
