
///////////////////////////////////
// Efinity Synthesis Started 
// Feb 26, 2024 18:33:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/intern/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_TX_START_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_TX_DATA_BITS' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_TX_STOP_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:14)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:15)
[EFX-0011 VERI-WARNING] data object 'mm' is already declared (VERI-2170) (E:\intern\project\periplex_apb\top.v:61)
[EFX-0012 VERI-INFO] previous declaration of 'mm' is from here (VERI-1967) (E:\intern\project\periplex_apb\top.v:43)
[EFX-0011 VERI-WARNING] second declaration of 'mm' is ignored (VERI-1329) (E:\intern\project\periplex_apb\top.v:61)
[EFX-0011 VERI-WARNING] 'mm' was previously declared with a range (VERI-1204) (E:\intern\project\periplex_apb\top.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (E:\intern\project\periplex_apb\top.v:103)
[EFX-0010 VERI-ERROR] cannot find port 'preset_n' on this module (VERI-1010) (E:\intern\project\periplex_apb\top.v:103)
[EFX-0012 VERI-INFO] 'apb_slave' is declared here (VERI-1310) (E:\intern\project\periplex_apb\apbslave.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 26, 2024 18:33:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/intern/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_TX_START_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_TX_DATA_BITS' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_TX_STOP_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:14)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (E:\intern\project\periplex_apb\uarttx.v:15)
[EFX-0011 VERI-WARNING] data object 'mm' is already declared (VERI-2170) (E:\intern\project\periplex_apb\top.v:61)
[EFX-0012 VERI-INFO] previous declaration of 'mm' is from here (VERI-1967) (E:\intern\project\periplex_apb\top.v:43)
[EFX-0011 VERI-WARNING] second declaration of 'mm' is ignored (VERI-1329) (E:\intern\project\periplex_apb\top.v:61)
[EFX-0011 VERI-WARNING] 'mm' was previously declared with a range (VERI-1204) (E:\intern\project\periplex_apb\top.v:61)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (E:\intern\project\periplex_apb\top.v:1)
[EFX-0012 VERI-INFO] compiling module 'encodec' (VERI-1018) (E:\intern\project\periplex_apb\encodec.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\intern\project\periplex_apb\encodec.v:135)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\intern\project\periplex_apb\encodec.v:190)
[EFX-0012 VERI-INFO] compiling module 'apb_master' (VERI-1018) (E:\intern\project\periplex_apb\apbmaster.v:1)
[EFX-0012 VERI-INFO] compiling module 'apb_slave' (VERI-1018) (E:\intern\project\periplex_apb\apbslave.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\intern\project\periplex_apb\apbslave.v:59)
[EFX-0012 VERI-INFO] compiling module 'ctrl_uart' (VERI-1018) (E:\intern\project\periplex_apb\ctrl_uart.v:1)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (E:\intern\project\periplex_apb\ctrl_uart.v:59)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (E:\intern\project\periplex_apb\ctrl_uart.v:82)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (E:\intern\project\periplex_apb\ctrl_uart.v:105)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\intern\project\periplex_apb\uarttx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (E:\intern\project\periplex_apb\uarttx.v:47)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (E:\intern\project\periplex_apb\uarttx.v:62)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\intern\project\periplex_apb\uarttx.v:71)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (E:\intern\project\periplex_apb\uarttx.v:88)
[EFX-0011 VERI-WARNING] input port 'slv_prdata[31]' remains unconnected for this instance (VDB-1053) (E:\intern\project\periplex_apb\top.v:81)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_67' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\intern\project\periplex_apb\encodec.v:229)
[EFX-0031 INFO] 'select_68' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\intern\project\periplex_apb\encodec.v:229)
[EFX-0031 INFO] 'select_69' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\intern\project\periplex_apb\encodec.v:229)
[EFX-0031 INFO] 'select_70' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\intern\project\periplex_apb\encodec.v:229)
[EFX-0031 INFO] 'select_71' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\intern\project\periplex_apb\encodec.v:229)
[EFX-0031 INFO] 'select_72' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\intern\project\periplex_apb\encodec.v:229)
[EFX-0031 INFO] 'select_84' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\intern\project\periplex_apb\encodec.v:229)
[EFX-0200 WARNING] Removing redundant signal : paddr[31]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[30]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[29]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[28]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[27]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[26]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[25]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[24]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[23]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[22]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[21]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[20]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[19]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[18]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[17]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[16]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[15]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[14]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[13]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0200 WARNING] Removing redundant signal : paddr[12]. (E:\intern\project\periplex_apb\apbslave.v:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[31]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[30]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[29]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[28]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[27]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[26]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[25]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[24]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[23]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[22]'. (E:\intern\project\periplex_apb\top.v:81)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "encodec" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "encodec" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_master" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_uart" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_uart" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 52 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clock_w with 307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 771 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 357, ed: 1242, lv: 5, pw: 659.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port i_Data_Frame[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_Data_Frame[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_Data_Frame[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_Data_Frame[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_Data_Frame[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_Data_Frame[41] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	208
[EFX-0000 INFO] EFX_FF          : 	176
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
