Partition Merge report for FM
Wed Dec 07 15:42:37 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Dec 07 15:42:36 2022           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; ProjectWithSignalGenerator                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 8,337 / 29,080 ( 29 % )                         ;
; Total registers                 ; 11775                                           ;
; Total pins                      ; 24 / 364 ( 7 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 819,944 / 4,567,040 ( 18 % )                    ;
; Total DSP Blocks                ; 19 / 150 ( 13 % )                               ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 12 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 95.55% (20514 / 21470)         ; 95.55% (20514 / 21470)        ;       ;
; sld_hub:auto_hub               ; Engaged                ; 95.30% (304 / 319)             ; 65.52% (209 / 319)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 88.56% (3236 / 3654)           ; 73.37% (2681 / 3654)          ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |ProjectWithSignalGenerator|window_mult:inst28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 194                     ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; 145                     ;
; |ProjectWithSignalGenerator|pow_selector:inst38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 139                     ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; 136                     ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 112                     ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram                                                                                                                                                                                                                                                                                                                                                          ; 108                     ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_l8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 72                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_k8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 72                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_j8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_i8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_l8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; 38                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_l8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; 38                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_k8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; 38                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_k8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; 38                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_j8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_j8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_i8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_i8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_l8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_l8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_k8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_k8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; 36                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_j8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; 32                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_j8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; 32                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_i8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; 32                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_i8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; 32                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 21                      ;
; |ProjectWithSignalGenerator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 15                      ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo                                                                                                                                                                                                                                                                                                                                                                                  ; 5                       ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_j8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_i8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_l8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_k8us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                                             ; 29                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vl84:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 207                     ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 105                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 60                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                                                                                                                                                            ; 47                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                                                                                                                ; 44                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_gai:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                                         ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                                                                                                                                                                                                                 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                                                                                                                                                                                                                 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                                                                                                                                                                                                                 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                                                                                                                                                                                                                 ; 3                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                             ;
+---------------------------------+---------------------------------+----------------+----------------------------------------------------------------------+
; Modified Assignments            ; Target                          ; Previous Value ; Current Value                                                        ;
+---------------------------------+---------------------------------+----------------+----------------------------------------------------------------------+
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTc4MTEwMg==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; bGVuZ3Ro::MjU2::TGVuZ3Ro                                             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; aW5fd2lkdGg=::MTY=::RGF0YSBJbnB1dCBXaWR0aA==                         ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; aW5fd2lkdGhfZGVyaXZlZA==::MTY=::RGF0YSBJbnB1dCBXaWR0aA==             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; b3V0X3dpZHRo::MjU=::RGF0YSBPdXRwdXQgV2lkdGg=                         ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; b3V0X3dpZHRoX2Rlcml2ZWQ=::MjU=::RGF0YSBPdXRwdXQgV2lkdGg=             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; dHdpZF93aWR0aA==::MTY=::VHdpZGRsZSBXaWR0aA==                         ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; dHdpZF93aWR0aF9kZXJpdmVk::MTY=::VHdpZGRsZSBXaWR0aA==                 ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; Q0FMQ19MQVRFTkNZ::MjU2::Q2FsY3VsYXRpb24gTGF0ZW5jeQ==                 ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; VEhST1VHSFBVVF9MQVRFTkNZ::MjU2::VGhyb3VnaHB1dCBMYXRlbmN5             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTA4Njc5MQ==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; d2FudF9zaW5fYW5kX2Nvcw==::c2luZ2xlX291dHB1dA==::T3V0cHV0cw==         ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; YXBy::MTM=::UGhhc2UgQWNjdW11bGF0b3IgUHJlY2lzaW9u                     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; YXByaQ==::MTA=::QW5ndWxhciBSZXNvbHV0aW9u                             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; bXBy::MTA=::TWFnbml0dWRlIFJlc29sdXRpb24=                             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; ZnNhbXA=::MC4x::Q2xvY2sgUmF0ZQ==                                     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; ZnJlcV9vdXQ=::MS41RS00::RGVzaXJlZCBPdXRwdXQgRnJlcXVlbmN5             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cGhpX2luYw==::MTI=::UGhhc2UgSW5jcmVtZW50IFZhbHVl                     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cmVhbF9mcmVxX291dA==::MS40NjVFLTQ=::UmVhbCBPdXRwdXQgRnJlcXVlbmN5     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2NjE3NDY1MQ==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; ZnJlcV9vdXQ=::MC4wMDU=::RGVzaXJlZCBPdXRwdXQgRnJlcXVlbmN5             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cGhpX2luYw==::Mw==::UGhhc2UgSW5jcmVtZW50IFZhbHVl                     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cmVhbF9mcmVxX291dA==::MC4wMDQ1Nzg=::UmVhbCBPdXRwdXQgRnJlcXVlbmN5     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTM0MDU1OQ==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; YXBy::MjA=::UGhhc2UgQWNjdW11bGF0b3IgUHJlY2lzaW9u                     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; YXByaQ==::MTY=::QW5ndWxhciBSZXNvbHV0aW9u                             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cGhpX2luYw==::MjA5NzI=::UGhhc2UgSW5jcmVtZW50IFZhbHVl                 ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cmVhbF9mcmVxX291dA==::MS4w::UmVhbCBPdXRwdXQgRnJlcXVlbmN5             ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; d2FudF9mcmVxX21vZA==::dHJ1ZQ==::RnJlcXVlbmN5IE1vZHVsYXRpb24gSW5wdXQ= ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; YXByZg==::MTE=::TW9kdWxhdG9yIFJlc29sdXRpb24=                         ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; Zm1vZF9waXBl::MQ==::TW9kdWxhdG9yIFBpcGVsaW5lIExldmVs                 ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTA4NTY3Mg==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cGhpX2luYw==::NDEw::UGhhc2UgSW5jcmVtZW50IFZhbHVl                     ;
; IP_COMPONENT_PARAMETER          ;                                 ; --             ; cmVhbF9mcmVxX291dA==::MC4wMDUwMDU=::UmVhbCBPdXRwdXQgRnJlcXVlbmN5     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[0]  ; --             ; acq_trigger_in[83]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[0]  ; --             ; acq_data_in[83]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[10] ; --             ; acq_trigger_in[84]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[10] ; --             ; acq_data_in[84]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[11] ; --             ; acq_trigger_in[85]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[11] ; --             ; acq_data_in[85]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[12] ; --             ; acq_trigger_in[86]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[12] ; --             ; acq_data_in[86]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[13] ; --             ; acq_trigger_in[87]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[13] ; --             ; acq_data_in[87]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[14] ; --             ; acq_trigger_in[88]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[14] ; --             ; acq_data_in[88]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[1]  ; --             ; acq_trigger_in[89]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[1]  ; --             ; acq_data_in[89]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[2]  ; --             ; acq_trigger_in[90]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow_selector:inst38|nco_inc[2]  ; --             ; acq_data_in[90]                                                      ;
+---------------------------------+---------------------------------+----------------+----------------------------------------------------------------------+
This list only includes the top 50 out of 169 changed assignments


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                  ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                      ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_Adapter:inst|DA[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[0]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[0]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[10]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[10]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[11]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[11]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[12]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[12]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[13]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[13]~input                                                                                                                                        ; N/A     ;
; ADC_Adapter:inst|DA[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[1]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[1]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[2]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[2]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[3]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[3]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[4]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[4]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[5]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[5]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[6]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[6]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[7]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[7]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[8]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[8]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[9]~input                                                                                                                                         ; N/A     ;
; ADC_Adapter:inst|DA[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[9]~input                                                                                                                                         ; N/A     ;
; FM_FFT:inst34|fft_ii_0_source_endofpacket   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal1~8 ; N/A     ;
; FM_FFT:inst34|fft_ii_0_source_endofpacket   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal1~8 ; N/A     ;
; FM_FFT:inst34|fft_ii_0_source_startofpacket ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal0~2 ; N/A     ;
; FM_FFT:inst34|fft_ii_0_source_startofpacket ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal0~2 ; N/A     ;
; avg_inc:inst39|o_inc[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[11]                                                                                                                               ; N/A     ;
; avg_inc:inst39|o_inc[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[11]                                                                                                                               ; N/A     ;
; avg_inc:inst39|o_inc[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[12]                                                                                                                               ; N/A     ;
; avg_inc:inst39|o_inc[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[12]                                                                                                                               ; N/A     ;
; avg_inc:inst39|o_inc[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[1]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[1]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[3]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[3]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[4]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[4]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[7]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[7]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[8]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_inc:inst39|o_inc[8]                                                                                                                                ; N/A     ;
; avg_inc:inst39|o_inc[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; avg_inc:inst39|o_inc[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; clk                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk~input                                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[0]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[0]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[10]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[10]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[11]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[11]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[12]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[12]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[13]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[13]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[14]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[14]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[15]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[15]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[16]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[16]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[17]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[17]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[18]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[18]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[19]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[19]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[1]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[1]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[20]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[20]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[21]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[21]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[22]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[22]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[23]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[23]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[24]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[24]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[25]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[25]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[26]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[26]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[27]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[27]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[28]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[28]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[29]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[29]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[2]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[2]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[30]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[30]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[31]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[31]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[32]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[32]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[33]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[33]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[34]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[34]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[35]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[35]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[36]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[36]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[37]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[37]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[38]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[38]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[39]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[39]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[3]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[3]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[40]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[40]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[41]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[41]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[42]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[42]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[43]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[43]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[44]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[44]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[45]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[45]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[46]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[46]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[46]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[46]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[47]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[47]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[47]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[47]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[48]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[48]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[48]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[48]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[49]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[49]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[49]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[49]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[4]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[4]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[50]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[50]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[50]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[50]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[51]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[51]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[51]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[51]                                                                                                                              ; N/A     ;
; pow:inst36|pow_result[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[5]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[5]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[6]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[6]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[7]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[7]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[8]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[8]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[9]                                                                                                                               ; N/A     ;
; pow:inst36|pow_result[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow:inst36|pow_result[9]                                                                                                                               ; N/A     ;
; pow_selector:inst38|nco_inc[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; pow_selector:inst38|nco_inc[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; pow_selector:inst38|nco_inc[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[10]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[10]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[11]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[11]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[12]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[12]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[13]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[13]                                                                                                                        ; N/A     ;
; pow_selector:inst38|nco_inc[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; pow_selector:inst38|nco_inc[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; pow_selector:inst38|nco_inc[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; pow_selector:inst38|nco_inc[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                    ; N/A     ;
; pow_selector:inst38|nco_inc[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[2]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[2]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[3]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[3]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[4]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[4]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[5]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[5]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[6]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[6]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[7]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[7]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[8]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[8]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[9]                                                                                                                         ; N/A     ;
; pow_selector:inst38|nco_inc[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pow_selector:inst38|nco_inc[9]                                                                                                                         ; N/A     ;
; reverse_bit:inst37|index_out[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[12]                                                                                                                         ; N/A     ;
; reverse_bit:inst37|index_out[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[12]                                                                                                                         ; N/A     ;
; reverse_bit:inst37|index_out[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[2]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[2]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[1]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[1]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[0]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[0]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[11]                                                                                                                         ; N/A     ;
; reverse_bit:inst37|index_out[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[11]                                                                                                                         ; N/A     ;
; reverse_bit:inst37|index_out[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[10]                                                                                                                         ; N/A     ;
; reverse_bit:inst37|index_out[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[10]                                                                                                                         ; N/A     ;
; reverse_bit:inst37|index_out[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[9]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[9]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[8]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[8]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[7]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[7]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[6]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[6]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[5]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[5]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[4]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[4]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[3]                                                                                                                          ; N/A     ;
; reverse_bit:inst37|index_out[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reverse_bit:inst37|counter[3]                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                    ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                       ;
+-------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                            ; Partition ; Type          ; Location           ; Status                                      ;
+-------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; ADA_DCO                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_DCO                                  ; Top       ; Input Pad     ; IOPAD_X15_Y61_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_DCO~input                            ; Top       ; Input Buffer  ; IOIBUF_X15_Y61_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[0]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[0]                                 ; Top       ; Input Pad     ; IOPAD_X61_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[0]~input                           ; Top       ; Input Buffer  ; IOIBUF_X61_Y61_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[10]                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[10]                                ; Top       ; Input Pad     ; IOPAD_X40_Y61_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[10]~input                          ; Top       ; Input Buffer  ; IOIBUF_X40_Y61_N92 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[11]                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[11]                                ; Top       ; Input Pad     ; IOPAD_X40_Y61_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[11]~input                          ; Top       ; Input Buffer  ; IOIBUF_X40_Y61_N75 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[12]                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[12]                                ; Top       ; Input Pad     ; IOPAD_X32_Y61_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[12]~input                          ; Top       ; Input Buffer  ; IOIBUF_X32_Y61_N92 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[13]                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[13]                                ; Top       ; Input Pad     ; IOPAD_X32_Y61_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[13]~input                          ; Top       ; Input Buffer  ; IOIBUF_X32_Y61_N75 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[1]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[1]                                 ; Top       ; Input Pad     ; IOPAD_X61_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[1]~input                           ; Top       ; Input Buffer  ; IOIBUF_X61_Y61_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[2]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[2]                                 ; Top       ; Input Pad     ; IOPAD_X42_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[2]~input                           ; Top       ; Input Buffer  ; IOIBUF_X42_Y61_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[3]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[3]                                 ; Top       ; Input Pad     ; IOPAD_X42_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[3]~input                           ; Top       ; Input Buffer  ; IOIBUF_X42_Y61_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[4]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[4]                                 ; Top       ; Input Pad     ; IOPAD_X36_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[4]~input                           ; Top       ; Input Buffer  ; IOIBUF_X36_Y61_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[5]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[5]                                 ; Top       ; Input Pad     ; IOPAD_X36_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[5]~input                           ; Top       ; Input Buffer  ; IOIBUF_X36_Y61_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[6]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[6]                                 ; Top       ; Input Pad     ; IOPAD_X44_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[6]~input                           ; Top       ; Input Buffer  ; IOIBUF_X44_Y61_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[7]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[7]                                 ; Top       ; Input Pad     ; IOPAD_X44_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[7]~input                           ; Top       ; Input Buffer  ; IOIBUF_X44_Y61_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[8]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[8]                                 ; Top       ; Input Pad     ; IOPAD_X46_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[8]~input                           ; Top       ; Input Buffer  ; IOIBUF_X46_Y61_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_D[9]                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADA_D[9]                                 ; Top       ; Input Pad     ; IOPAD_X46_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_D[9]~input                           ; Top       ; Input Buffer  ; IOIBUF_X46_Y61_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_OE                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- ADA_OE                                   ; Top       ; Output Pad    ; IOPAD_X50_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_OE~output                            ; Top       ; Output Buffer ; IOOBUF_X50_Y61_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_OR                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- ADA_OR                                   ; Top       ; Output Pad    ; IOPAD_X50_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_OR~output                            ; Top       ; Output Buffer ; IOOBUF_X50_Y61_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; ADA_SPI_CS                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- ADA_SPI_CS                               ; Top       ; Output Pad    ; IOPAD_X64_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADA_SPI_CS~output                        ; Top       ; Output Buffer ; IOOBUF_X64_Y61_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; AD_SCLK                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AD_SCLK                                  ; Top       ; Output Pad    ; IOPAD_X36_Y61_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- AD_SCLK~output                           ; Top       ; Output Buffer ; IOOBUF_X36_Y61_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; AD_SDIO                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AD_SDIO                                  ; Top       ; Output Pad    ; IOPAD_X64_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- AD_SDIO~output                           ; Top       ; Output Buffer ; IOOBUF_X64_Y61_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; CLK_A_N                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- CLK_A_N                                  ; Top       ; Output Pad    ; IOPAD_X57_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLK_A_N~output                           ; Top       ; Output Buffer ; IOOBUF_X57_Y61_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; CLK_A_P                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- CLK_A_P                                  ; Top       ; Output Pad    ; IOPAD_X57_Y61_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLK_A_P~output                           ; Top       ; Output Buffer ; IOOBUF_X57_Y61_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; altera_reserved_tck                             ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                      ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                 ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                             ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                      ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                 ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                      ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output               ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                 ;           ;               ;                    ;                                             ;
; altera_reserved_tms                             ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                      ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                 ;           ;               ;                    ;                                             ;
; clk                                             ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- clk                                      ; Top       ; Input Pad     ; IOPAD_X68_Y22_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- clk~input                                ; Top       ; Input Buffer  ; IOIBUF_X68_Y22_N44 ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst34_fft_ii_0_source_endofpacket   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst34_fft_ii_0_source_startofpacket ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_0_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_10_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_11_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_12_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_13_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_14_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_15_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_16_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_17_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_18_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_19_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_1_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_20_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_21_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_22_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_23_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_24_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_25_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_26_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_27_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_28_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_29_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_2_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_30_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_31_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_32_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_33_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_34_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_35_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_36_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_37_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_38_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_39_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_3_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_40_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_41_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_42_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_43_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_44_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_45_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_46_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_47_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_48_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_49_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_4_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_50_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_51_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_5_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_6_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_7_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_8_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst36_pow_result_9_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_0_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_10_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_11_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_12_                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_1_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_2_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_3_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_4_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_5_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_6_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_7_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_8_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst37_index_out_9_                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_0_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_10_                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_11_                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_12_                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_13_                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_14_                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_1_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_2_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_3_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_4_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_5_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_6_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_7_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_8_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst38_nco_inc_9_                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_0_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_10_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_11_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_12_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_13_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_14_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_1_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_2_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_3_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_4_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_5_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_6_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_7_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_8_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst39_o_inc_9_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_0_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_10_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_11_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_12_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_13_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_1_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_2_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_3_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_4_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_5_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_6_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_7_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_8_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst_DA_9_                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                 ;           ;               ;                    ;                                             ;
; rst                                             ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- rst                                      ; Top       ; Input Pad     ; IOPAD_X21_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- rst~input                                ; Top       ; Input Buffer  ; IOIBUF_X21_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                 ;           ;               ;                    ;                                             ;
+-------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                         ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 9177             ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 8425             ;
;     -- 7 input functions                    ; 525              ;
;     -- 6 input functions                    ; 2138             ;
;     -- 5 input functions                    ; 708              ;
;     -- 4 input functions                    ; 443              ;
;     -- <=3 input functions                  ; 4611             ;
;                                             ;                  ;
; Dedicated logic registers                   ; 11775            ;
;                                             ;                  ;
; I/O pins                                    ; 24               ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 819944           ;
;                                             ;                  ;
; Total DSP Blocks                            ; 19               ;
;                                             ;                  ;
; HSSI RX PCSs                                ; 0 / 6 ( 0 % )    ;
; HSSI PMA RX Deserializers                   ; 0 / 6 ( 0 % )    ;
; HSSI TX PCSs                                ; 0 / 6 ( 0 % )    ;
; HSSI PMA TX Serializers                     ; 0 / 6 ( 0 % )    ;
; Maximum fan-out node                        ; clk~inputCLKENA0 ;
; Maximum fan-out                             ; 10073            ;
; Total fan-out                               ; 91773            ;
; Average fan-out                             ; 3.75             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 54           ; 8            ; 54           ; 432    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 52           ; 32           ; 52           ; 1664   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4094         ; 30           ; 4094         ; 30           ; 122820 ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2046         ; 32           ; 2046         ; 32           ; 65472  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1022         ; 36           ; 1022         ; 36           ; 36792  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 510          ; 38           ; 510          ; 38           ; 19380  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 254          ; 40           ; 254          ; 40           ; 10160  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 126          ; 42           ; 126          ; 42           ; 5292   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 62           ; 44           ; 62           ; 44           ; 2728   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30           ; 46           ; 30           ; 46           ; 1380   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 14           ; 48           ; 14           ; 48           ; 672    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vl84:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 111          ; 4096         ; 111          ; 454656 ; None                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+--------------------------------------------------------+
; Partition Merge DSP Block Usage Summary                ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 1           ;
; Sum of two 18x18                         ; 4           ;
; Independent 27x27                        ; 14          ;
; Total number of DSP blocks               ; 19          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 23          ;
; Fixed Point Dedicated Pre-Adder          ; 12          ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Dec 07 15:42:22 2022
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off FM -c FM --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_150" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_150_NCO_150" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_Data" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_Data_NCO_Data" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_FM" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "NCO_FM_NCO_FM" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 255 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADA_DCO"
Info (21057): Implemented 17275 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 16990 logic cells
    Info (21064): Implemented 234 RAM segments
    Info (21062): Implemented 19 DSP elements
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_150" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_150_NCO_150" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_Data" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_Data_NCO_Data" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_FM" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "NCO_FM_NCO_FM" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 1 assignments for entity "altsyncram_ej84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ej84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5279 megabytes
    Info: Processing ended: Wed Dec 07 15:42:38 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


