# SRAM_Layout
Full-custom 6T SRAM memory design (Bitcell &amp; 8x8 Array) implemented in TSMC 65nm CMOS technology using Cadence Virtuoso.
