$date
	Sun Oct 23 07:04:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#542533
b1111 !
1"
#542534
b1111 &
b1111 %
1$
#542535
0"
#542538
b101110 &
b101110 %
#542542
b10111 &
b10111 %
#542546
b1000110 &
b1000110 %
#542550
b100011 &
b100011 %
#542554
b1101010 &
b1101010 %
#542558
b110101 &
b110101 %
#542562
b10100000 &
b10100000 %
#542566
b1010000 &
b1010000 %
#542570
b101000 &
b101000 %
#542574
b10100 &
b10100 %
#542578
b1010 &
b1010 %
#542582
b101 &
b101 %
#542586
b10000 &
b10000 %
#542590
b1000 &
b1000 %
#542594
b100 &
b100 %
#542598
b10 &
b10 %
#542602
b1 &
b1 %
1#
#542606
b0 &
0#
b0 %
0$
#1508694
b10 &
b10 %
1$
b10 !
1"
#1508695
0"
#1508698
b1 &
b1 %
1#
#1508702
b0 &
0#
b0 %
0$
#2556365
b11010 !
1"
#2556366
b11010 &
b11010 %
1$
#2556367
0"
#2556370
b1101 &
b1101 %
#2556374
b101000 &
b101000 %
#2556378
b10100 &
b10100 %
#2556382
b1010 &
b1010 %
#2556386
b101 &
b101 %
#2556390
b10000 &
b10000 %
#2556394
b1000 &
b1000 %
#2556398
b100 &
b100 %
#2556402
b10 &
b10 %
#2556406
b1 &
1#
b1 %
#2556410
b0 &
b0 %
0#
0$
#4500012
