#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x201ac40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x201add0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x200c2d0 .functor NOT 1, L_0x2076050, C4<0>, C4<0>, C4<0>;
L_0x2075e30 .functor XOR 2, L_0x2075cd0, L_0x2075d90, C4<00>, C4<00>;
L_0x2075f40 .functor XOR 2, L_0x2075e30, L_0x2075ea0, C4<00>, C4<00>;
v0x206e0e0_0 .net *"_ivl_10", 1 0, L_0x2075ea0;  1 drivers
v0x206e1e0_0 .net *"_ivl_12", 1 0, L_0x2075f40;  1 drivers
v0x206e2c0_0 .net *"_ivl_2", 1 0, L_0x2071400;  1 drivers
v0x206e380_0 .net *"_ivl_4", 1 0, L_0x2075cd0;  1 drivers
v0x206e460_0 .net *"_ivl_6", 1 0, L_0x2075d90;  1 drivers
v0x206e590_0 .net *"_ivl_8", 1 0, L_0x2075e30;  1 drivers
v0x206e670_0 .net "a", 0 0, v0x2069120_0;  1 drivers
v0x206e710_0 .net "b", 0 0, v0x20691c0_0;  1 drivers
v0x206e7b0_0 .net "c", 0 0, v0x2069260_0;  1 drivers
v0x206e850_0 .var "clk", 0 0;
v0x206e8f0_0 .net "d", 0 0, v0x20693a0_0;  1 drivers
v0x206e990_0 .net "out_pos_dut", 0 0, L_0x2075960;  1 drivers
v0x206ea30_0 .net "out_pos_ref", 0 0, L_0x206ff60;  1 drivers
v0x206ead0_0 .net "out_sop_dut", 0 0, L_0x2070aa0;  1 drivers
v0x206eb70_0 .net "out_sop_ref", 0 0, L_0x20438d0;  1 drivers
v0x206ec10_0 .var/2u "stats1", 223 0;
v0x206ecb0_0 .var/2u "strobe", 0 0;
v0x206ed50_0 .net "tb_match", 0 0, L_0x2076050;  1 drivers
v0x206ee20_0 .net "tb_mismatch", 0 0, L_0x200c2d0;  1 drivers
v0x206eec0_0 .net "wavedrom_enable", 0 0, v0x2069670_0;  1 drivers
v0x206ef90_0 .net "wavedrom_title", 511 0, v0x2069710_0;  1 drivers
L_0x2071400 .concat [ 1 1 0 0], L_0x206ff60, L_0x20438d0;
L_0x2075cd0 .concat [ 1 1 0 0], L_0x206ff60, L_0x20438d0;
L_0x2075d90 .concat [ 1 1 0 0], L_0x2075960, L_0x2070aa0;
L_0x2075ea0 .concat [ 1 1 0 0], L_0x206ff60, L_0x20438d0;
L_0x2076050 .cmp/eeq 2, L_0x2071400, L_0x2075f40;
S_0x201af60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x201add0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x200c6b0 .functor AND 1, v0x2069260_0, v0x20693a0_0, C4<1>, C4<1>;
L_0x200ca90 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x200ce70 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x200d0f0 .functor AND 1, L_0x200ca90, L_0x200ce70, C4<1>, C4<1>;
L_0x2025860 .functor AND 1, L_0x200d0f0, v0x2069260_0, C4<1>, C4<1>;
L_0x20438d0 .functor OR 1, L_0x200c6b0, L_0x2025860, C4<0>, C4<0>;
L_0x206f3e0 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x206f450 .functor OR 1, L_0x206f3e0, v0x20693a0_0, C4<0>, C4<0>;
L_0x206f560 .functor AND 1, v0x2069260_0, L_0x206f450, C4<1>, C4<1>;
L_0x206f620 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x206f6f0 .functor OR 1, L_0x206f620, v0x20691c0_0, C4<0>, C4<0>;
L_0x206f760 .functor AND 1, L_0x206f560, L_0x206f6f0, C4<1>, C4<1>;
L_0x206f8e0 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x206f950 .functor OR 1, L_0x206f8e0, v0x20693a0_0, C4<0>, C4<0>;
L_0x206f870 .functor AND 1, v0x2069260_0, L_0x206f950, C4<1>, C4<1>;
L_0x206fae0 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x206fbe0 .functor OR 1, L_0x206fae0, v0x20693a0_0, C4<0>, C4<0>;
L_0x206fca0 .functor AND 1, L_0x206f870, L_0x206fbe0, C4<1>, C4<1>;
L_0x206fe50 .functor XNOR 1, L_0x206f760, L_0x206fca0, C4<0>, C4<0>;
v0x200bc00_0 .net *"_ivl_0", 0 0, L_0x200c6b0;  1 drivers
v0x200c000_0 .net *"_ivl_12", 0 0, L_0x206f3e0;  1 drivers
v0x200c3e0_0 .net *"_ivl_14", 0 0, L_0x206f450;  1 drivers
v0x200c7c0_0 .net *"_ivl_16", 0 0, L_0x206f560;  1 drivers
v0x200cba0_0 .net *"_ivl_18", 0 0, L_0x206f620;  1 drivers
v0x200cf80_0 .net *"_ivl_2", 0 0, L_0x200ca90;  1 drivers
v0x200d200_0 .net *"_ivl_20", 0 0, L_0x206f6f0;  1 drivers
v0x2067690_0 .net *"_ivl_24", 0 0, L_0x206f8e0;  1 drivers
v0x2067770_0 .net *"_ivl_26", 0 0, L_0x206f950;  1 drivers
v0x2067850_0 .net *"_ivl_28", 0 0, L_0x206f870;  1 drivers
v0x2067930_0 .net *"_ivl_30", 0 0, L_0x206fae0;  1 drivers
v0x2067a10_0 .net *"_ivl_32", 0 0, L_0x206fbe0;  1 drivers
v0x2067af0_0 .net *"_ivl_36", 0 0, L_0x206fe50;  1 drivers
L_0x7f5f3f258018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2067bb0_0 .net *"_ivl_38", 0 0, L_0x7f5f3f258018;  1 drivers
v0x2067c90_0 .net *"_ivl_4", 0 0, L_0x200ce70;  1 drivers
v0x2067d70_0 .net *"_ivl_6", 0 0, L_0x200d0f0;  1 drivers
v0x2067e50_0 .net *"_ivl_8", 0 0, L_0x2025860;  1 drivers
v0x2067f30_0 .net "a", 0 0, v0x2069120_0;  alias, 1 drivers
v0x2067ff0_0 .net "b", 0 0, v0x20691c0_0;  alias, 1 drivers
v0x20680b0_0 .net "c", 0 0, v0x2069260_0;  alias, 1 drivers
v0x2068170_0 .net "d", 0 0, v0x20693a0_0;  alias, 1 drivers
v0x2068230_0 .net "out_pos", 0 0, L_0x206ff60;  alias, 1 drivers
v0x20682f0_0 .net "out_sop", 0 0, L_0x20438d0;  alias, 1 drivers
v0x20683b0_0 .net "pos0", 0 0, L_0x206f760;  1 drivers
v0x2068470_0 .net "pos1", 0 0, L_0x206fca0;  1 drivers
L_0x206ff60 .functor MUXZ 1, L_0x7f5f3f258018, L_0x206f760, L_0x206fe50, C4<>;
S_0x20685f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x201add0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2069120_0 .var "a", 0 0;
v0x20691c0_0 .var "b", 0 0;
v0x2069260_0 .var "c", 0 0;
v0x2069300_0 .net "clk", 0 0, v0x206e850_0;  1 drivers
v0x20693a0_0 .var "d", 0 0;
v0x2069490_0 .var/2u "fail", 0 0;
v0x2069530_0 .var/2u "fail1", 0 0;
v0x20695d0_0 .net "tb_match", 0 0, L_0x2076050;  alias, 1 drivers
v0x2069670_0 .var "wavedrom_enable", 0 0;
v0x2069710_0 .var "wavedrom_title", 511 0;
E_0x20195b0/0 .event negedge, v0x2069300_0;
E_0x20195b0/1 .event posedge, v0x2069300_0;
E_0x20195b0 .event/or E_0x20195b0/0, E_0x20195b0/1;
S_0x2068920 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20685f0;
 .timescale -12 -12;
v0x2068b60_0 .var/2s "i", 31 0;
E_0x2019450 .event posedge, v0x2069300_0;
S_0x2068c60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20685f0;
 .timescale -12 -12;
v0x2068e60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2068f40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20685f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20698f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x201add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2070110 .functor OR 1, v0x2069120_0, v0x20691c0_0, C4<0>, C4<0>;
L_0x20702b0 .functor OR 1, L_0x2070110, v0x2069260_0, C4<0>, C4<0>;
L_0x20704a0 .functor OR 1, L_0x20702b0, v0x20693a0_0, C4<0>, C4<0>;
L_0x2070670 .functor AND 1, v0x2069120_0, v0x20691c0_0, C4<1>, C4<1>;
L_0x2070820 .functor AND 1, L_0x2070670, v0x2069260_0, C4<1>, C4<1>;
L_0x20708e0 .functor AND 1, L_0x2070820, v0x20693a0_0, C4<1>, C4<1>;
L_0x20709e0 .functor NOT 1, L_0x20708e0, C4<0>, C4<0>, C4<0>;
L_0x2070aa0 .functor AND 1, L_0x20704a0, L_0x20709e0, C4<1>, C4<1>;
L_0x2070c50 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x2070cc0 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x2070d90 .functor AND 1, L_0x2070c50, L_0x2070cc0, C4<1>, C4<1>;
L_0x2070e50 .functor NOT 1, v0x2069260_0, C4<0>, C4<0>, C4<0>;
L_0x2070f30 .functor AND 1, L_0x2070d90, L_0x2070e50, C4<1>, C4<1>;
L_0x2071040 .functor NOT 1, v0x20693a0_0, C4<0>, C4<0>, C4<0>;
L_0x2070ec0 .functor AND 1, L_0x2070f30, L_0x2071040, C4<1>, C4<1>;
L_0x20711d0 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x20712d0 .functor AND 1, v0x2069120_0, L_0x20711d0, C4<1>, C4<1>;
L_0x2071390 .functor NOT 1, v0x2069260_0, C4<0>, C4<0>, C4<0>;
L_0x20714a0 .functor AND 1, L_0x20712d0, L_0x2071390, C4<1>, C4<1>;
L_0x20715b0 .functor NOT 1, v0x20693a0_0, C4<0>, C4<0>, C4<0>;
L_0x20716d0 .functor AND 1, L_0x20714a0, L_0x20715b0, C4<1>, C4<1>;
L_0x20717e0 .functor OR 1, L_0x2070ec0, L_0x20716d0, C4<0>, C4<0>;
L_0x20719b0 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x2071a20 .functor AND 1, L_0x20719b0, v0x20691c0_0, C4<1>, C4<1>;
L_0x2071bb0 .functor NOT 1, v0x2069260_0, C4<0>, C4<0>, C4<0>;
L_0x2071c20 .functor AND 1, L_0x2071a20, L_0x2071bb0, C4<1>, C4<1>;
L_0x2071e10 .functor NOT 1, v0x20693a0_0, C4<0>, C4<0>, C4<0>;
L_0x2071e80 .functor AND 1, L_0x2071c20, L_0x2071e10, C4<1>, C4<1>;
L_0x2072080 .functor OR 1, L_0x20717e0, L_0x2071e80, C4<0>, C4<0>;
L_0x2072190 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x2072300 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x2072370 .functor AND 1, L_0x2072190, L_0x2072300, C4<1>, C4<1>;
L_0x2072590 .functor AND 1, L_0x2072370, v0x2069260_0, C4<1>, C4<1>;
L_0x2072650 .functor NOT 1, v0x20693a0_0, C4<0>, C4<0>, C4<0>;
L_0x20727e0 .functor AND 1, L_0x2072590, L_0x2072650, C4<1>, C4<1>;
L_0x20728f0 .functor OR 1, L_0x2072080, L_0x20727e0, C4<0>, C4<0>;
L_0x2072b30 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x2072ba0 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x2072a00 .functor AND 1, L_0x2072b30, L_0x2072ba0, C4<1>, C4<1>;
L_0x2072d50 .functor NOT 1, v0x2069260_0, C4<0>, C4<0>, C4<0>;
L_0x2072f10 .functor AND 1, L_0x2072a00, L_0x2072d50, C4<1>, C4<1>;
L_0x2073020 .functor AND 1, L_0x2072f10, v0x20693a0_0, C4<1>, C4<1>;
L_0x2073240 .functor OR 1, L_0x20728f0, L_0x2073020, C4<0>, C4<0>;
L_0x2073350 .functor AND 1, v0x2069120_0, v0x20691c0_0, C4<1>, C4<1>;
L_0x2073530 .functor NOT 1, v0x2069260_0, C4<0>, C4<0>, C4<0>;
L_0x20735a0 .functor AND 1, L_0x2073350, L_0x2073530, C4<1>, C4<1>;
L_0x2073830 .functor NOT 1, v0x20693a0_0, C4<0>, C4<0>, C4<0>;
L_0x20738a0 .functor AND 1, L_0x20735a0, L_0x2073830, C4<1>, C4<1>;
L_0x2073b40 .functor OR 1, L_0x2073240, L_0x20738a0, C4<0>, C4<0>;
L_0x2073c50 .functor NOT 1, v0x2069120_0, C4<0>, C4<0>, C4<0>;
L_0x2073e60 .functor AND 1, L_0x2073c50, v0x20691c0_0, C4<1>, C4<1>;
L_0x2073f20 .functor AND 1, L_0x2073e60, v0x2069260_0, C4<1>, C4<1>;
L_0x20743a0 .functor AND 1, L_0x2073f20, v0x20693a0_0, C4<1>, C4<1>;
L_0x2074670 .functor OR 1, L_0x2073b40, L_0x20743a0, C4<0>, C4<0>;
L_0x2074940 .functor NOT 1, v0x20691c0_0, C4<0>, C4<0>, C4<0>;
L_0x20749b0 .functor AND 1, v0x2069120_0, L_0x2074940, C4<1>, C4<1>;
L_0x2074e50 .functor AND 1, L_0x20749b0, v0x2069260_0, C4<1>, C4<1>;
L_0x2074f10 .functor AND 1, L_0x2074e50, v0x20693a0_0, C4<1>, C4<1>;
L_0x20751b0 .functor OR 1, L_0x2074670, L_0x2074f10, C4<0>, C4<0>;
L_0x20752c0 .functor AND 1, v0x2069120_0, v0x20691c0_0, C4<1>, C4<1>;
L_0x2075520 .functor NOT 1, v0x2069260_0, C4<0>, C4<0>, C4<0>;
L_0x2075590 .functor AND 1, L_0x20752c0, L_0x2075520, C4<1>, C4<1>;
L_0x20758a0 .functor AND 1, L_0x2075590, v0x20693a0_0, C4<1>, C4<1>;
L_0x2075960 .functor OR 1, L_0x20751b0, L_0x20758a0, C4<0>, C4<0>;
v0x2069ab0_0 .net *"_ivl_0", 0 0, L_0x2070110;  1 drivers
v0x2069b90_0 .net *"_ivl_10", 0 0, L_0x20708e0;  1 drivers
v0x2069c70_0 .net *"_ivl_100", 0 0, L_0x2073e60;  1 drivers
v0x2069d60_0 .net *"_ivl_102", 0 0, L_0x2073f20;  1 drivers
v0x2069e40_0 .net *"_ivl_104", 0 0, L_0x20743a0;  1 drivers
v0x2069f70_0 .net *"_ivl_106", 0 0, L_0x2074670;  1 drivers
v0x206a050_0 .net *"_ivl_108", 0 0, L_0x2074940;  1 drivers
v0x206a130_0 .net *"_ivl_110", 0 0, L_0x20749b0;  1 drivers
v0x206a210_0 .net *"_ivl_112", 0 0, L_0x2074e50;  1 drivers
v0x206a380_0 .net *"_ivl_114", 0 0, L_0x2074f10;  1 drivers
v0x206a460_0 .net *"_ivl_116", 0 0, L_0x20751b0;  1 drivers
v0x206a540_0 .net *"_ivl_118", 0 0, L_0x20752c0;  1 drivers
v0x206a620_0 .net *"_ivl_12", 0 0, L_0x20709e0;  1 drivers
v0x206a700_0 .net *"_ivl_120", 0 0, L_0x2075520;  1 drivers
v0x206a7e0_0 .net *"_ivl_122", 0 0, L_0x2075590;  1 drivers
v0x206a8c0_0 .net *"_ivl_124", 0 0, L_0x20758a0;  1 drivers
v0x206a9a0_0 .net *"_ivl_16", 0 0, L_0x2070c50;  1 drivers
v0x206ab90_0 .net *"_ivl_18", 0 0, L_0x2070cc0;  1 drivers
v0x206ac70_0 .net *"_ivl_2", 0 0, L_0x20702b0;  1 drivers
v0x206ad50_0 .net *"_ivl_20", 0 0, L_0x2070d90;  1 drivers
v0x206ae30_0 .net *"_ivl_22", 0 0, L_0x2070e50;  1 drivers
v0x206af10_0 .net *"_ivl_24", 0 0, L_0x2070f30;  1 drivers
v0x206aff0_0 .net *"_ivl_26", 0 0, L_0x2071040;  1 drivers
v0x206b0d0_0 .net *"_ivl_28", 0 0, L_0x2070ec0;  1 drivers
v0x206b1b0_0 .net *"_ivl_30", 0 0, L_0x20711d0;  1 drivers
v0x206b290_0 .net *"_ivl_32", 0 0, L_0x20712d0;  1 drivers
v0x206b370_0 .net *"_ivl_34", 0 0, L_0x2071390;  1 drivers
v0x206b450_0 .net *"_ivl_36", 0 0, L_0x20714a0;  1 drivers
v0x206b530_0 .net *"_ivl_38", 0 0, L_0x20715b0;  1 drivers
v0x206b610_0 .net *"_ivl_4", 0 0, L_0x20704a0;  1 drivers
v0x206b6f0_0 .net *"_ivl_40", 0 0, L_0x20716d0;  1 drivers
v0x206b7d0_0 .net *"_ivl_42", 0 0, L_0x20717e0;  1 drivers
v0x206b8b0_0 .net *"_ivl_44", 0 0, L_0x20719b0;  1 drivers
v0x206bba0_0 .net *"_ivl_46", 0 0, L_0x2071a20;  1 drivers
v0x206bc80_0 .net *"_ivl_48", 0 0, L_0x2071bb0;  1 drivers
v0x206bd60_0 .net *"_ivl_50", 0 0, L_0x2071c20;  1 drivers
v0x206be40_0 .net *"_ivl_52", 0 0, L_0x2071e10;  1 drivers
v0x206bf20_0 .net *"_ivl_54", 0 0, L_0x2071e80;  1 drivers
v0x206c000_0 .net *"_ivl_56", 0 0, L_0x2072080;  1 drivers
v0x206c0e0_0 .net *"_ivl_58", 0 0, L_0x2072190;  1 drivers
v0x206c1c0_0 .net *"_ivl_6", 0 0, L_0x2070670;  1 drivers
v0x206c2a0_0 .net *"_ivl_60", 0 0, L_0x2072300;  1 drivers
v0x206c380_0 .net *"_ivl_62", 0 0, L_0x2072370;  1 drivers
v0x206c460_0 .net *"_ivl_64", 0 0, L_0x2072590;  1 drivers
v0x206c540_0 .net *"_ivl_66", 0 0, L_0x2072650;  1 drivers
v0x206c620_0 .net *"_ivl_68", 0 0, L_0x20727e0;  1 drivers
v0x206c700_0 .net *"_ivl_70", 0 0, L_0x20728f0;  1 drivers
v0x206c7e0_0 .net *"_ivl_72", 0 0, L_0x2072b30;  1 drivers
v0x206c8c0_0 .net *"_ivl_74", 0 0, L_0x2072ba0;  1 drivers
v0x206c9a0_0 .net *"_ivl_76", 0 0, L_0x2072a00;  1 drivers
v0x206ca80_0 .net *"_ivl_78", 0 0, L_0x2072d50;  1 drivers
v0x206cb60_0 .net *"_ivl_8", 0 0, L_0x2070820;  1 drivers
v0x206cc40_0 .net *"_ivl_80", 0 0, L_0x2072f10;  1 drivers
v0x206cd20_0 .net *"_ivl_82", 0 0, L_0x2073020;  1 drivers
v0x206ce00_0 .net *"_ivl_84", 0 0, L_0x2073240;  1 drivers
v0x206cee0_0 .net *"_ivl_86", 0 0, L_0x2073350;  1 drivers
v0x206cfc0_0 .net *"_ivl_88", 0 0, L_0x2073530;  1 drivers
v0x206d0a0_0 .net *"_ivl_90", 0 0, L_0x20735a0;  1 drivers
v0x206d180_0 .net *"_ivl_92", 0 0, L_0x2073830;  1 drivers
v0x206d260_0 .net *"_ivl_94", 0 0, L_0x20738a0;  1 drivers
v0x206d340_0 .net *"_ivl_96", 0 0, L_0x2073b40;  1 drivers
v0x206d420_0 .net *"_ivl_98", 0 0, L_0x2073c50;  1 drivers
v0x206d500_0 .net "a", 0 0, v0x2069120_0;  alias, 1 drivers
v0x206d5a0_0 .net "b", 0 0, v0x20691c0_0;  alias, 1 drivers
v0x206d690_0 .net "c", 0 0, v0x2069260_0;  alias, 1 drivers
v0x206db90_0 .net "d", 0 0, v0x20693a0_0;  alias, 1 drivers
v0x206dc80_0 .net "out_pos", 0 0, L_0x2075960;  alias, 1 drivers
v0x206dd40_0 .net "out_sop", 0 0, L_0x2070aa0;  alias, 1 drivers
S_0x206dec0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x201add0;
 .timescale -12 -12;
E_0x20019f0 .event anyedge, v0x206ecb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x206ecb0_0;
    %nor/r;
    %assign/vec4 v0x206ecb0_0, 0;
    %wait E_0x20019f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20685f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2069490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2069530_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20685f0;
T_4 ;
    %wait E_0x20195b0;
    %load/vec4 v0x20695d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2069490_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20685f0;
T_5 ;
    %wait E_0x2019450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %wait E_0x2019450;
    %load/vec4 v0x2069490_0;
    %store/vec4 v0x2069530_0, 0, 1;
    %fork t_1, S_0x2068920;
    %jmp t_0;
    .scope S_0x2068920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2068b60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2068b60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2019450;
    %load/vec4 v0x2068b60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2068b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2068b60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20685f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20195b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20693a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2069260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20691c0_0, 0;
    %assign/vec4 v0x2069120_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2069490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2069530_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x201add0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x206e850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x206ecb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x201add0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x206e850_0;
    %inv;
    %store/vec4 v0x206e850_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x201add0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2069300_0, v0x206ee20_0, v0x206e670_0, v0x206e710_0, v0x206e7b0_0, v0x206e8f0_0, v0x206eb70_0, v0x206ead0_0, v0x206ea30_0, v0x206e990_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x201add0;
T_9 ;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x201add0;
T_10 ;
    %wait E_0x20195b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x206ec10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206ec10_0, 4, 32;
    %load/vec4 v0x206ed50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206ec10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x206ec10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206ec10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x206eb70_0;
    %load/vec4 v0x206eb70_0;
    %load/vec4 v0x206ead0_0;
    %xor;
    %load/vec4 v0x206eb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206ec10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206ec10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x206ea30_0;
    %load/vec4 v0x206ea30_0;
    %load/vec4 v0x206e990_0;
    %xor;
    %load/vec4 v0x206ea30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206ec10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x206ec10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206ec10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response53/top_module.sv";
