#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa03890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa0e5d0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0xa0f070 .functor NOT 1, L_0xa332d0, C4<0>, C4<0>, C4<0>;
L_0xa32f70 .functor XOR 1, L_0xa32de0, L_0xa32ea0, C4<0>, C4<0>;
L_0xa33210 .functor XOR 1, L_0xa32f70, L_0xa330b0, C4<0>, C4<0>;
v0xa32160_0 .net *"_ivl_10", 0 0, L_0xa330b0;  1 drivers
v0xa32260_0 .net *"_ivl_12", 0 0, L_0xa33210;  1 drivers
v0xa32340_0 .net *"_ivl_2", 0 0, L_0xa32ca0;  1 drivers
v0xa32400_0 .net *"_ivl_4", 0 0, L_0xa32de0;  1 drivers
v0xa324e0_0 .net *"_ivl_6", 0 0, L_0xa32ea0;  1 drivers
v0xa32610_0 .net *"_ivl_8", 0 0, L_0xa32f70;  1 drivers
v0xa326f0_0 .var "clk", 0 0;
v0xa32790_0 .net "in", 0 0, v0xa317f0_0;  1 drivers
v0xa32830_0 .net "out_dut", 0 0, v0xa31b80_0;  1 drivers
v0xa328d0_0 .net "out_ref", 0 0, v0x9fd600_0;  1 drivers
v0xa32970_0 .var/2u "stats1", 159 0;
v0xa32a10_0 .var/2u "strobe", 0 0;
v0xa32ad0_0 .net "tb_match", 0 0, L_0xa332d0;  1 drivers
v0xa32b90_0 .net "tb_mismatch", 0 0, L_0xa0f070;  1 drivers
L_0xa32ca0 .concat [ 1 0 0 0], v0x9fd600_0;
L_0xa32de0 .concat [ 1 0 0 0], v0x9fd600_0;
L_0xa32ea0 .concat [ 1 0 0 0], v0xa31b80_0;
L_0xa330b0 .concat [ 1 0 0 0], v0x9fd600_0;
L_0xa332d0 .cmp/eeq 1, L_0xa32ca0, L_0xa33210;
S_0xa0e760 .scope module, "good1" "reference_module" 3 74, 3 4 0, S_0xa0e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0xa01ba0_0 .net "clk", 0 0, v0xa326f0_0;  1 drivers
v0xa01c40_0 .net "in", 0 0, v0xa317f0_0;  alias, 1 drivers
v0x9fd600_0 .var "out", 0 0;
E_0xa0bd70 .event posedge, v0xa01ba0_0;
S_0xa314c0 .scope module, "stim1" "stimulus_gen" 3 70, 3 20 0, S_0xa0e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
v0xa31730_0 .net "clk", 0 0, v0xa326f0_0;  alias, 1 drivers
v0xa317f0_0 .var "in", 0 0;
E_0xa0bfe0/0 .event negedge, v0xa01ba0_0;
E_0xa0bfe0/1 .event posedge, v0xa01ba0_0;
E_0xa0bfe0 .event/or E_0xa0bfe0/0, E_0xa0bfe0/1;
S_0xa318b0 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0xa0e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0xa31a90_0 .net "clk", 0 0, v0xa326f0_0;  alias, 1 drivers
v0xa31b80_0 .var "flip_flop_output", 0 0;
v0xa31c40_0 .net "in", 0 0, v0xa317f0_0;  alias, 1 drivers
v0xa31d30_0 .net "out", 0 0, v0xa31b80_0;  alias, 1 drivers
v0xa31dd0_0 .var "xor_output", 0 0;
S_0xa31f60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0xa0e5d0;
 .timescale -12 -12;
E_0xa0c2a0 .event anyedge, v0xa32a10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa32a10_0;
    %nor/r;
    %assign/vec4 v0xa32a10_0, 0;
    %wait E_0xa0c2a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa314c0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa0bfe0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xa317f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xa0e760;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9fd600_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xa0e760;
T_3 ;
    %wait E_0xa0bd70;
    %load/vec4 v0xa01c40_0;
    %load/vec4 v0x9fd600_0;
    %xor;
    %assign/vec4 v0x9fd600_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xa318b0;
T_4 ;
    %wait E_0xa0bd70;
    %load/vec4 v0xa31c40_0;
    %load/vec4 v0xa31b80_0;
    %xor;
    %assign/vec4 v0xa31dd0_0, 0;
    %load/vec4 v0xa31dd0_0;
    %assign/vec4 v0xa31b80_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa318b0;
T_5 ;
    %vpi_call/w 4 19 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xa318b0 {0 0 0};
    %vpi_call/w 4 21 "$display", "Simulation started" {0 0 0};
    %vpi_call/w 4 22 "$monitor", "Time = %0d, in = %b, out = %b", $time, v0xa31c40_0, v0xa31d30_0 {0 0 0};
    %delay 276447232, 23283;
    %vpi_call/w 4 24 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 25 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa0e5d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa326f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa32a10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa0e5d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa326f0_0;
    %inv;
    %store/vec4 v0xa326f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa0e5d0;
T_8 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa31730_0, v0xa32b90_0, v0xa326f0_0, v0xa32790_0, v0xa328d0_0, v0xa32830_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa0e5d0;
T_9 ;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa32970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa0e5d0;
T_10 ;
    %wait E_0xa0bfe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa32970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa32970_0, 4, 32;
    %load/vec4 v0xa32ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa32970_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa32970_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa32970_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa328d0_0;
    %load/vec4 v0xa328d0_0;
    %load/vec4 v0xa32830_0;
    %xor;
    %load/vec4 v0xa328d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa32970_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa32970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa32970_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4d/m2014_q4d_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/m2014_q4d/iter7/response0/top_module.sv";
