// Seed: 3192017904
module module_0;
  wire id_1;
  always @(posedge 1) begin
    $display(id_1);
  end
  uwire id_2 = 1, id_3;
  wire  id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    output tri0  id_4
);
  tri1 id_6 = {1{id_1}};
  module_0();
  always @(1, id_2) id_4 = id_3;
  wire id_7;
endmodule
module module_2 ();
  assign id_1 = id_1;
  wire id_2, id_3, id_4;
  wire id_5, id_6;
  module_0();
endmodule
