0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/add_8_bit.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_1.v,,add_8_bit,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_1.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_10.v,,Column_1,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_10.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_11.v,,Column_10,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_11.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_12.v,,Column_11,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_12.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_13.v,,Column_12,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_13.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_14.v,,Column_13,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_14.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_2.v,,Column_14,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_2.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_3.v,,Column_2,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_3.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_4.v,,Column_3,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_4.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_5.v,,Column_4,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_5.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_6.v,,Column_5,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_6.v,1743576023,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_7.v,,Column_6,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_7.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_8.v,,Column_7,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_8.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_9.v,,Column_8,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/column_9.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/div.v,,Column_9,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/div.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/fa.v,,div,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/fa.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/fs.v,,fa,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/fs.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/ha.v,,fs,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/ha.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/hs.v,,ha,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/hs.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/mul_8_bit.v,,hs,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/mul_8_bit.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/sub_8_bit.v,,mul_8_bit,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/sub_8_bit.v,1743576024,verilog,,C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/vedic_alu.v,,sub_8_bit,,,,,,,,
C:/Users/sarth/Documents/Mini_Project/Vedic_ALU/Vedic_ALU.srcs/sources_1/new/vedic_alu.v,1743577710,verilog,,C:/Users/sarth/Downloads/vedic_alu2/vedic_alu2.srcs/sim_1/new/vedic_alu_tb.v,,vedic_alu,,,,,,,,
C:/Users/sarth/Downloads/vedic_alu2/vedic_alu2.srcs/sim_1/new/vedic_alu_tb.v,1743577752,verilog,,,,vedic_alu_tb,,,,,,,,
