

================================================================
== Vitis HLS Report for 'top_fn'
================================================================
* Date:           Sat Jul 19 17:14:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.480 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20403|    20403|  0.163 ms|  0.163 ms|  20404|  20404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                    |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_init_arr_fu_96  |init_arr  |      101|      101|  0.808 us|  0.808 us|  101|  101|       no|
        +--------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- top_fn_loop1     |    20300|    20300|       203|          -|          -|   100|        no|
        | + top_fn_loop1_1  |      200|      200|         2|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      95|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        9|      51|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     126|    -|
|Register             |        -|     -|       74|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       83|     272|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+----+---+----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------+---------+----+---+----+-----+
    |grp_init_arr_fu_96  |init_arr  |        0|   0|  9|  51|    0|
    +--------------------+----------+---------+----+---+----+-----+
    |Total               |          |        0|   0|  9|  51|    0|
    +--------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_116_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln24_fu_133_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln26_fu_148_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln20_fu_110_p2  |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln24_fu_127_p2  |      icmp|   0|  0|  14|           7|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  95|          60|          46|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  37|          7|    1|          7|
    |empty_reg_85      |   9|          2|   32|         64|
    |i_fu_44           |   9|          2|    7|         14|
    |j_reg_74          |   9|          2|    7|         14|
    |out_arr_address0  |  20|          4|    7|         28|
    |out_arr_ce0       |  14|          3|    1|          3|
    |out_arr_d0        |  14|          3|   32|         96|
    |out_arr_we0       |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 126|         26|   88|        229|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln20_reg_164                 |   7|   0|    7|          0|
    |add_ln24_reg_182                 |   7|   0|    7|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |empty_reg_85                     |  32|   0|   32|          0|
    |grp_init_arr_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_44                          |   7|   0|    7|          0|
    |j_reg_74                         |   7|   0|    7|          0|
    |out_arr_addr_reg_169             |   7|   0|    7|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  74|   0|   74|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|        top_fn|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|        top_fn|  return value|
|in_arr_address0   |  out|    7|   ap_memory|        in_arr|         array|
|in_arr_ce0        |  out|    1|   ap_memory|        in_arr|         array|
|in_arr_q0         |   in|   32|   ap_memory|        in_arr|         array|
|out_arr_address0  |  out|    7|   ap_memory|       out_arr|         array|
|out_arr_ce0       |  out|    1|   ap_memory|       out_arr|         array|
|out_arr_we0       |  out|    1|   ap_memory|       out_arr|         array|
|out_arr_d0        |  out|   32|   ap_memory|       out_arr|         array|
|out_arr_q0        |   in|   32|   ap_memory|       out_arr|         array|
+------------------+-----+-----+------------+--------------+--------------+

