Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  1 14:58:30 2023
| Host         : HPLaptopKawser running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   238 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           64 |
| No           | No                    | Yes                    |             153 |           52 |
| No           | Yes                   | No                     |              66 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------+-------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |         Enable Signal        |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------------+-------------------------------------+------------------+----------------+--------------+
|  im_gen0/y_delta_next_reg[6]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[7]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[8]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[9]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[10]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[11]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[13]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[12]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[14]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[16]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[15]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[17]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[19]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[20]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[18]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[21]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[22]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[23]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[24]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[27]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[28]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[25]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[26]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[30]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[2]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[31]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[29]/G0 |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[4]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[5]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  im_gen0/y_delta_next_reg[3]/G0  |                              |                                     |                1 |              1 |         1.00 |
|  n_1_187_BUFG                    |                              | im_gen0/y_delta_next_reg[1]_i_1_n_3 |                1 |              2 |         2.00 |
|  pixel_clk_IBUF_BUFG             | vga_cont0/row[9]_i_1_n_3     | vga_cont0/h_sync_i_2_n_3            |                2 |             10 |         5.00 |
|  pixel_clk_IBUF_BUFG             | vga_cont0/column[10]_i_1_n_3 | vga_cont0/h_sync_i_2_n_3            |                3 |             11 |         3.67 |
|  pixel_clk_IBUF_BUFG             |                              |                                     |                6 |             12 |         2.00 |
|  pixel_clk_IBUF_BUFG             |                              | pb_down_L/PB_cnt[0]_i_1__0_n_3      |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG             |                              | pb_up_L/PB_cnt[0]_i_1_n_3           |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG             |                              | pb_up_R/PB_cnt[0]_i_1__1_n_3        |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG             |                              | pb_down_R/PB_cnt[0]_i_1__2_n_3      |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG             |                              | vga_cont0/h_sync_i_2_n_3            |               11 |             25 |         2.27 |
|  n_2_83_BUFG                     |                              |                                     |                8 |             32 |         4.00 |
|  n_0_84_BUFG                     |                              |                                     |                8 |             32 |         4.00 |
|  x_delta_next__0                 |                              |                                     |               12 |             32 |         2.67 |
|  pixel_clk_IBUF_BUFG             | vga_cont0/sel                | im_gen0/x_delta_reg[31]_i_1_n_3     |               16 |             64 |         4.00 |
|  pixel_clk_IBUF_BUFG             |                              | im_gen0/x_delta_reg[31]_i_1_n_3     |               41 |            128 |         3.12 |
+----------------------------------+------------------------------+-------------------------------------+------------------+----------------+--------------+


