+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_1_U/sel1_sr_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/sel1_sr_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[485]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[281]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[93]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn_0/U0/grp_kernel_fu_196/add_ln179_95_reg_17663_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[88]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[348]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[83]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[388]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[66]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[36]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[81]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[270]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[494]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[422]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[84]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[79]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[184]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[46]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[67]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[495]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[469]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[181]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[286]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/sel1_sr_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[42]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[278]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[40]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[72]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[75]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[85]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[441]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[307]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[86]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[90]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[350]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_2_U/written_reg[278]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_2_U/written_reg[441]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[274]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[273]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[126]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[93]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[161]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[179]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[76]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[430]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[82]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[39]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[47]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[188]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[30]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_2_U/written_reg[266]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[78]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[341]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[283]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[89]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_4_U/written_reg[181]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[124]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[218]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_2_U/written_reg[182]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_2_U/written_reg[310]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_2_U/written_reg[297]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[306]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[32]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[173]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[263]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[57]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[280]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[345]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[168]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[165]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[176]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[94]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[69]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[386]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[70]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[390]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[337]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_2_U/written_reg[85]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[71]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[89]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[287]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[282]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[186]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[178]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[99]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[306]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[287]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[257]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[186]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[274]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[496]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_2_U/written_reg[272]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_2_U/written_reg[291]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[344]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[22]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[117]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[70]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[283]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[308]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[82]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[258]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[87]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[177]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[107]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[45]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[185]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[460]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[283]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_2_U/written_reg[312]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_2_U/written_reg[184]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[91]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[284]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_2_U/written_reg[186]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[346]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_0_U/written_reg[17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[426]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[198]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[351]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[96]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[222]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[88]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_1_1_U/written_reg[503]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_4_U/written_reg[415]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/cnn_0/U0/grp_kernel_fu_196/l1_stripes_2_3_U/written_reg[278]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
