<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ACS Doxygen test: conf/mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ACS Doxygen test
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60c1e009daff386049faf4e676bb6db8.html">conf</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">mcuconf.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="mcuconf_8h__dep__incl.png" border="0" usemap="#conf_2mcuconf_8hdep" alt=""/></div>
<map name="conf_2mcuconf_8hdep" id="conf_2mcuconf_8hdep">
<area shape="rect" id="node2" href="halconf_8h.html" title="conf/halconf.h" alt="" coords="9,80,113,107"/>
</map>
</div>
</div>
<p><a href="">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa49c010da5948c237ea0ca9eb1e7ac30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aa49c010da5948c237ea0ca9eb1e7ac30">STM32F0xx_MCUCONF</a></td></tr>
<tr class="separator:aa49c010da5948c237ea0ca9eb1e7ac30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa649dc58606c255da49875759cb541ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aa649dc58606c255da49875759cb541ef">STM32_HSI14_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:aa649dc58606c255da49875759cb541ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b407efb79856c2a40ea17bb79b50d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a2b407efb79856c2a40ea17bb79b50d12">STM32_HSI48_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a2b407efb79856c2a40ea17bb79b50d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_HSE</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1dc0d1f404db00250eee320ee70b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6a1dc0d1f404db00250eee320ee70b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd546c796f9904072b0ce9104306f401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#afd546c796f9904072b0ce9104306f401">STM32_PPRE</a>&#160;&#160;&#160;STM32_PPRE_DIV1</td></tr>
<tr class="separator:afd546c796f9904072b0ce9104306f401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;STM32_MCOSEL_SYSCLK</td></tr>
<tr class="separator:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8978a3e3bf32e3d5dd21b09081797bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a8978a3e3bf32e3d5dd21b09081797bbb">STM32_MCOPRE</a>&#160;&#160;&#160;STM32_MCOPRE_DIV1</td></tr>
<tr class="separator:a8978a3e3bf32e3d5dd21b09081797bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79522b763018cb74bca0f2c6c3d3cd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a79522b763018cb74bca0f2c6c3d3cd2f">STM32_PLLNODIV</a>&#160;&#160;&#160;STM32_PLLNODIV_DIV2</td></tr>
<tr class="separator:a79522b763018cb74bca0f2c6c3d3cd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a347b7c5d70f3f405483354d35f49aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6a347b7c5d70f3f405483354d35f49aa">STM32_USBSW</a>&#160;&#160;&#160;STM32_USBSW_HSI48</td></tr>
<tr class="separator:a6a347b7c5d70f3f405483354d35f49aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a50837427f5a728de543d8463b6623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a25a50837427f5a728de543d8463b6623">STM32_CECSW</a>&#160;&#160;&#160;STM32_CECSW_HSI</td></tr>
<tr class="separator:a25a50837427f5a728de543d8463b6623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f73f584e60bf235f5440ce5cee2ca20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5f73f584e60bf235f5440ce5cee2ca20">STM32_I2C1SW</a>&#160;&#160;&#160;STM32_I2C1SW_HSI</td></tr>
<tr class="separator:a5f73f584e60bf235f5440ce5cee2ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0c8b4992afc59bd1256c66c794bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ade0c8b4992afc59bd1256c66c794bdeb">STM32_USART1SW</a>&#160;&#160;&#160;STM32_USART1SW_HSI</td></tr>
<tr class="separator:ade0c8b4992afc59bd1256c66c794bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_LSI</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff607eac3dbeb6949ad5ebeef2a9b05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aff607eac3dbeb6949ad5ebeef2a9b05b">STM32_IRQ_EXTI0_1_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aff607eac3dbeb6949ad5ebeef2a9b05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408fda075702b1ba1ab0e3c47699bcdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a408fda075702b1ba1ab0e3c47699bcdd">STM32_IRQ_EXTI2_3_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a408fda075702b1ba1ab0e3c47699bcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d425e31ab6e93309a103f1b6ef24938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7d425e31ab6e93309a103f1b6ef24938">STM32_IRQ_EXTI4_15_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7d425e31ab6e93309a103f1b6ef24938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d34b34ec02b02466528ca205d1b18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a69d34b34ec02b02466528ca205d1b18c">STM32_IRQ_EXTI16_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a69d34b34ec02b02466528ca205d1b18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da6e39e5f5647eb5dc019f674cd3828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7da6e39e5f5647eb5dc019f674cd3828">STM32_IRQ_EXTI17_20_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7da6e39e5f5647eb5dc019f674cd3828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ff3ff794a0d098795c3997eff8dade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a18ff3ff794a0d098795c3997eff8dade">STM32_IRQ_EXTI21_22_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a18ff3ff794a0d098795c3997eff8dade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184be7270b745cdd85c8b651a8a44e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a184be7270b745cdd85c8b651a8a44e8c">STM32_ADC_ADC1_CKMODE</a>&#160;&#160;&#160;STM32_ADC_CKMODE_ADCCLK</td></tr>
<tr class="separator:a184be7270b745cdd85c8b651a8a44e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5a1f7bc818507d43f4d6592bff2ad486">STM32_ADC_ADC1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td></tr>
<tr class="separator:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690972d52bfd04ed8051b61a661f2f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a690972d52bfd04ed8051b61a661f2f53">STM32_GPT_USE_TIM14</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a690972d52bfd04ed8051b61a661f2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf">STM32_GPT_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cec15b23670096752964ec5caf3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce">STM32_GPT_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a314cec15b23670096752964ec5caf3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e">STM32_GPT_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42381c2949b271a74c562c3502403881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a42381c2949b271a74c562c3502403881">STM32_GPT_TIM14_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a42381c2949b271a74c562c3502403881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d">STM32_I2C_USE_I2C1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1566fe3aef27a80b09bbe82fae7eb16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ab1566fe3aef27a80b09bbe82fae7eb16">STM32_I2C_USE_DMA</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ab1566fe3aef27a80b09bbe82fae7eb16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae68423fc725ae1da125e4929e6de73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#adae68423fc725ae1da125e4929e6de73">STM32_I2C_I2C1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:adae68423fc725ae1da125e4929e6de73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad3d45e3630b5efb746260aedba2bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aaad3d45e3630b5efb746260aedba2bd2">STM32_I2C_I2C1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:aaad3d45e3630b5efb746260aedba2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad915c2bd3cdd90fe2b61154f3e61141d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad915c2bd3cdd90fe2b61154f3e61141d">STM32_I2S_USE_SPI1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ad915c2bd3cdd90fe2b61154f3e61141d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689131ac68d2e8f4981fe8ab2beb4f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a689131ac68d2e8f4981fe8ab2beb4f85">STM32_I2S_SPI1_MODE</a></td></tr>
<tr class="separator:a689131ac68d2e8f4981fe8ab2beb4f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf65cf783cb38a1e7701de2b8532b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7bf65cf783cb38a1e7701de2b8532b12">STM32_I2S_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a7bf65cf783cb38a1e7701de2b8532b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c85010f553e0eb3791f1bbb6b646825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a4c85010f553e0eb3791f1bbb6b646825">STM32_I2S_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4c85010f553e0eb3791f1bbb6b646825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c11a8b42501580cfe44108c5d12215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ae0c11a8b42501580cfe44108c5d12215">STM32_I2S_SPI1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:ae0c11a8b42501580cfe44108c5d12215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8476737e75519538637d5a7ef40d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aba8476737e75519538637d5a7ef40d19">STM32_I2S_SPI1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:aba8476737e75519538637d5a7ef40d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e72e40f561c49b450e3074e7a0ca2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a20e72e40f561c49b450e3074e7a0ca2c">STM32_I2S_DMA_ERROR_HOOK</a>(i2sp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a20e72e40f561c49b450e3074e7a0ca2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed">STM32_ICU_USE_TIM1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d125141e8f301e2b6d590067fd7890e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e">STM32_ICU_USE_TIM2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a9d125141e8f301e2b6d590067fd7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa83cee0173d5f451b77e59180725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725">STM32_ICU_USE_TIM3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a877fa83cee0173d5f451b77e59180725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51083eefd4e7d0303f11081df496d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed">STM32_ICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a51083eefd4e7d0303f11081df496d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0">STM32_ICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d">STM32_ICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7">STM32_PWM_USE_ADVANCED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f066eafb341c481f419dc609e1cd147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147">STM32_PWM_USE_TIM1</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:a6f066eafb341c481f419dc609e1cd147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e9a31faab6d787c73d7f21893e483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483">STM32_PWM_USE_TIM2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a061e9a31faab6d787c73d7f21893e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f108deab28dba83858c5a6d5089a322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322">STM32_PWM_USE_TIM3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a3f108deab28dba83858c5a6d5089a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae631e1c4b6541c9d67de9d009196b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770">STM32_PWM_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ae631e1c4b6541c9d67de9d009196b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4">STM32_PWM_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4f8d9d4308f0503738704437284592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592">STM32_PWM_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a8b4f8d9d4308f0503738704437284592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d">STM32_SERIAL_USE_USART1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6b4949732fac0a1ded862174aabba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7">STM32_SERIAL_USE_USART2</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:acf6b4949732fac0a1ded862174aabba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509c7a01a83276aa7768474357ec61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d">STM32_SERIAL_USART1_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7509c7a01a83276aa7768474357ec61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0">STM32_SERIAL_USART2_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef">STM32_SPI_USE_SPI1</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620b74e1fca03c6e11c054d137c56524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a620b74e1fca03c6e11c054d137c56524">STM32_SPI_SPI1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:a620b74e1fca03c6e11c054d137c56524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f72e7206a6300a9d86bccf73f85279a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a9f72e7206a6300a9d86bccf73f85279a">STM32_SPI_SPI1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:a9f72e7206a6300a9d86bccf73f85279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308">STM32_UART_USE_USART1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa">STM32_UART_USE_USART2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969b79cb637b8b69cec9257705d74484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a969b79cb637b8b69cec9257705d74484">STM32_UART_USART1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:a969b79cb637b8b69cec9257705d74484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c568ae2c758034cdf478f81b447af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a02c568ae2c758034cdf478f81b447af3">STM32_UART_USART1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:a02c568ae2c758034cdf478f81b447af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80e6c340ebc738f24275329c32db853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#af80e6c340ebc738f24275329c32db853">STM32_UART_USART2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td></tr>
<tr class="separator:af80e6c340ebc738f24275329c32db853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#aacb71b8fee4d07ab0317ac8cc6ee9856">STM32_UART_USART2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a184be7270b745cdd85c8b651a8a44e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a184be7270b745cdd85c8b651a8a44e8c">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_CKMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_CKMODE&#160;&#160;&#160;STM32_ADC_CKMODE_ADCCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19080c8c395ae24df995fa57a2291465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19080c8c395ae24df995fa57a2291465">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad19de93466026d8b03a895cae792bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19de93466026d8b03a895cae792bce9">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1f7bc818507d43f4d6592bff2ad486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1f7bc818507d43f4d6592bff2ad486">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7256aa7c13b88f877cfb8d4913dcec0a">&#9670;&nbsp;</a></span>STM32_ADC_USE_ADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC1&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe8dc2c331e59b626884d0b40433bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8dc2c331e59b626884d0b40433bfab">&#9670;&nbsp;</a></span>STM32_CAN_CAN1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f37b0b924eaabb6185f95446eed1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f37b0b924eaabb6185f95446eed1dd">&#9670;&nbsp;</a></span>STM32_CAN_USE_CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN1&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25a50837427f5a728de543d8463b6623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a50837427f5a728de543d8463b6623">&#9670;&nbsp;</a></span>STM32_CECSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CECSW&#160;&#160;&#160;STM32_CECSW_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42381c2949b271a74c562c3502403881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42381c2949b271a74c562c3502403881">&#9670;&nbsp;</a></span>STM32_GPT_TIM14_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM14_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e249eb52e9aafc7325e6cfde76db4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e249eb52e9aafc7325e6cfde76db4cf">&#9670;&nbsp;</a></span>STM32_GPT_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM1_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a314cec15b23670096752964ec5caf3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314cec15b23670096752964ec5caf3ce">&#9670;&nbsp;</a></span>STM32_GPT_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM2_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0e96044581d47cc827e2cbeb0227a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e96044581d47cc827e2cbeb0227a8e">&#9670;&nbsp;</a></span>STM32_GPT_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM3_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c0e5a4a20e05dbb598a408cf1ebee7">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a690972d52bfd04ed8051b61a661f2f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690972d52bfd04ed8051b61a661f2f53">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM14&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87dac50603730367a564c5ba63c6e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dac50603730367a564c5ba63c6e9a1">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e83c85f2c204e9302199f07dfc982e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e83c85f2c204e9302199f07dfc982e">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ea0d8259c0f89306c6a7d344705f2">&#9670;&nbsp;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">&#9670;&nbsp;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa649dc58606c255da49875759cb541ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa649dc58606c255da49875759cb541ef">&#9670;&nbsp;</a></span>STM32_HSI14_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI14_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b407efb79856c2a40ea17bb79b50d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b407efb79856c2a40ea17bb79b50d12">&#9670;&nbsp;</a></span>STM32_HSI48_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI48_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044f0288f2c20b27d6eee1e1a1e6256">&#9670;&nbsp;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f73f584e60bf235f5440ce5cee2ca20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f73f584e60bf235f5440ce5cee2ca20">&#9670;&nbsp;</a></span>STM32_I2C1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SW&#160;&#160;&#160;STM32_I2C1SW_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84197e5ed8ac37628137ae10b1e55a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84197e5ed8ac37628137ae10b1e55a80">&#9670;&nbsp;</a></span>STM32_I2C_BUSY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98f682be6c4559a663f6279c867cd69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f682be6c4559a663f6279c867cd69a">&#9670;&nbsp;</a></span>STM32_I2C_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2cp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd104f0cde2014ea9788f9e3f71de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd104f0cde2014ea9788f9e3f71de00a">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a904706fc1fb970ddb6dc919a651cbc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904706fc1fb970ddb6dc919a651cbc48">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adae68423fc725ae1da125e4929e6de73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae68423fc725ae1da125e4929e6de73">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaad3d45e3630b5efb746260aedba2bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad3d45e3630b5efb746260aedba2bd2">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1566fe3aef27a80b09bbe82fae7eb16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1566fe3aef27a80b09bbe82fae7eb16">&#9670;&nbsp;</a></span>STM32_I2C_USE_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_DMA&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad73fb3ae5b2aca05e0f5155cff7a8b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73fb3ae5b2aca05e0f5155cff7a8b2d">&#9670;&nbsp;</a></span>STM32_I2C_USE_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20e72e40f561c49b450e3074e7a0ca2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e72e40f561c49b450e3074e7a0ca2c">&#9670;&nbsp;</a></span>STM32_I2S_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2sp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c85010f553e0eb3791f1bbb6b646825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c85010f553e0eb3791f1bbb6b646825">&#9670;&nbsp;</a></span>STM32_I2S_SPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bf65cf783cb38a1e7701de2b8532b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bf65cf783cb38a1e7701de2b8532b12">&#9670;&nbsp;</a></span>STM32_I2S_SPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI1_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a689131ac68d2e8f4981fe8ab2beb4f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689131ac68d2e8f4981fe8ab2beb4f85">&#9670;&nbsp;</a></span>STM32_I2S_SPI1_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI1_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(STM32_I2S_MODE_MASTER |        \</div><div class="line">                                             STM32_I2S_MODE_RX)</div></div><!-- fragment -->
</div>
</div>
<a id="ae0c11a8b42501580cfe44108c5d12215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c11a8b42501580cfe44108c5d12215">&#9670;&nbsp;</a></span>STM32_I2S_SPI1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba8476737e75519538637d5a7ef40d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8476737e75519538637d5a7ef40d19">&#9670;&nbsp;</a></span>STM32_I2S_SPI1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad915c2bd3cdd90fe2b61154f3e61141d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad915c2bd3cdd90fe2b61154f3e61141d">&#9670;&nbsp;</a></span>STM32_I2S_USE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_USE_SPI1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51083eefd4e7d0303f11081df496d2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51083eefd4e7d0303f11081df496d2ed">&#9670;&nbsp;</a></span>STM32_ICU_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a639272943cb5b9bdcbd78e5ced2b52a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639272943cb5b9bdcbd78e5ced2b52a0">&#9670;&nbsp;</a></span>STM32_ICU_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a90d9b62fd7b1a0180c2aec7d00089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a90d9b62fd7b1a0180c2aec7d00089d">&#9670;&nbsp;</a></span>STM32_ICU_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f5e9b802c24ad1637cd2aaee14606ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e9b802c24ad1637cd2aaee14606ed">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d125141e8f301e2b6d590067fd7890e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d125141e8f301e2b6d590067fd7890e">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a877fa83cee0173d5f451b77e59180725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877fa83cee0173d5f451b77e59180725">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff607eac3dbeb6949ad5ebeef2a9b05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff607eac3dbeb6949ad5ebeef2a9b05b">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI0_1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI0_1_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69d34b34ec02b02466528ca205d1b18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d34b34ec02b02466528ca205d1b18c">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI16_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI16_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7da6e39e5f5647eb5dc019f674cd3828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da6e39e5f5647eb5dc019f674cd3828">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI17_20_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI17_20_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18ff3ff794a0d098795c3997eff8dade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ff3ff794a0d098795c3997eff8dade">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI21_22_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI21_22_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a408fda075702b1ba1ab0e3c47699bcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a408fda075702b1ba1ab0e3c47699bcdd">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI2_3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI2_3_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d425e31ab6e93309a103f1b6ef24938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d425e31ab6e93309a103f1b6ef24938">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI4_15_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI4_15_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b49e91f478558d33b2b862718758fa">&#9670;&nbsp;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4e3e6222baab7ee448cbbb2273370">&#9670;&nbsp;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8978a3e3bf32e3d5dd21b09081797bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8978a3e3bf32e3d5dd21b09081797bbb">&#9670;&nbsp;</a></span>STM32_MCOPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOPRE&#160;&#160;&#160;STM32_MCOPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab395c2abfb2e6fd501ce4529bf09a05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab395c2abfb2e6fd501ce4529bf09a05f">&#9670;&nbsp;</a></span>STM32_MCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;STM32_MCOSEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb519ca907542b6bff9104700c0009d">&#9670;&nbsp;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0015fc8f73017358a7025ba57a265a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0015fc8f73017358a7025ba57a265a11">&#9670;&nbsp;</a></span>STM32_PLLMUL_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL_VALUE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79522b763018cb74bca0f2c6c3d3cd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79522b763018cb74bca0f2c6c3d3cd2f">&#9670;&nbsp;</a></span>STM32_PLLNODIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLNODIV&#160;&#160;&#160;STM32_PLLNODIV_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cfbd049f0ab00976def9593849d32">&#9670;&nbsp;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_HSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4f9c19c6b1a1c3694278a542e3c60d">&#9670;&nbsp;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;STM32_PLS_LEV0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd546c796f9904072b0ce9104306f401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd546c796f9904072b0ce9104306f401">&#9670;&nbsp;</a></span>STM32_PPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE&#160;&#160;&#160;STM32_PPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a1dc0d1f404db00250eee320ee70b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1dc0d1f404db00250eee320ee70b60">&#9670;&nbsp;</a></span>STM32_PREDIV_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70d9b5c3764aac6282d594d8f6a88ec">&#9670;&nbsp;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae631e1c4b6541c9d67de9d009196b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae631e1c4b6541c9d67de9d009196b770">&#9670;&nbsp;</a></span>STM32_PWM_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM1_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b2a27910cfaed8a40043c8efe1e9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b2a27910cfaed8a40043c8efe1e9a4">&#9670;&nbsp;</a></span>STM32_PWM_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM2_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b4f8d9d4308f0503738704437284592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4f8d9d4308f0503738704437284592">&#9670;&nbsp;</a></span>STM32_PWM_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM3_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a554728f749ad9aca0102d189cc6bb9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554728f749ad9aca0102d189cc6bb9e7">&#9670;&nbsp;</a></span>STM32_PWM_USE_ADVANCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_ADVANCED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f066eafb341c481f419dc609e1cd147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f066eafb341c481f419dc609e1cd147">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM1&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061e9a31faab6d787c73d7f21893e483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061e9a31faab6d787c73d7f21893e483">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f108deab28dba83858c5a6d5089a322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f108deab28dba83858c5a6d5089a322">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM3&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945eb1f70822303bd0191ef633e5eaca">&#9670;&nbsp;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_LSI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7509c7a01a83276aa7768474357ec61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7509c7a01a83276aa7768474357ec61d">&#9670;&nbsp;</a></span>STM32_SERIAL_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART1_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a562945e4ccd2bca4a4277eaa05ae70a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562945e4ccd2bca4a4277eaa05ae70a0">&#9670;&nbsp;</a></span>STM32_SERIAL_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART2_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f657adda8b7f6aa955f0806a29b0b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f657adda8b7f6aa955f0806a29b0b9d">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6b4949732fac0a1ded862174aabba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6b4949732fac0a1ded862174aabba7">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART2&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda450bd11b4c1408739367b23c9f852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda450bd11b4c1408739367b23c9f852">&#9670;&nbsp;</a></span>STM32_SPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spip</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a620b74e1fca03c6e11c054d137c56524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620b74e1fca03c6e11c054d137c56524">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f72e7206a6300a9d86bccf73f85279a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f72e7206a6300a9d86bccf73f85279a">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af105fbdfb7b9076472b373ed0c7b3fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af105fbdfb7b9076472b373ed0c7b3fef">&#9670;&nbsp;</a></span>STM32_SPI_USE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI1&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0086a7a701003e795861e93bd2c7a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0086a7a701003e795861e93bd2c7a7fd">&#9670;&nbsp;</a></span>STM32_ST_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607a901e51e89bc6f1a2a1051a3cf359">&#9670;&nbsp;</a></span>STM32_ST_USE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29204b81c265dd6e124fbcf12a2c8d6f">&#9670;&nbsp;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a4cb321d74c57b544a1628faaae1569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cb321d74c57b544a1628faaae1569">&#9670;&nbsp;</a></span>STM32_UART_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uartp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8307c6c43bf456405efe19e5908d5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8307c6c43bf456405efe19e5908d5a25">&#9670;&nbsp;</a></span>STM32_UART_USART1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a050fc59913309402f34dd2ea6ab3cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050fc59913309402f34dd2ea6ab3cdf8">&#9670;&nbsp;</a></span>STM32_UART_USART1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969b79cb637b8b69cec9257705d74484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969b79cb637b8b69cec9257705d74484">&#9670;&nbsp;</a></span>STM32_UART_USART1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02c568ae2c758034cdf478f81b447af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c568ae2c758034cdf478f81b447af3">&#9670;&nbsp;</a></span>STM32_UART_USART1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02ab064f32c429288dce0b15b2e443a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ab064f32c429288dce0b15b2e443a1">&#9670;&nbsp;</a></span>STM32_UART_USART2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d292d78abf8f0b5a9e210d217a1cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d292d78abf8f0b5a9e210d217a1cfe">&#9670;&nbsp;</a></span>STM32_UART_USART2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_IRQ_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af80e6c340ebc738f24275329c32db853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80e6c340ebc738f24275329c32db853">&#9670;&nbsp;</a></span>STM32_UART_USART2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacb71b8fee4d07ab0317ac8cc6ee9856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb71b8fee4d07ab0317ac8cc6ee9856">&#9670;&nbsp;</a></span>STM32_UART_USART2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b366b1eb660467c7ef9667705ad8308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b366b1eb660467c7ef9667705ad8308">&#9670;&nbsp;</a></span>STM32_UART_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART1&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f8b9dcf8dd01e163b8d47c56cee1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f8b9dcf8dd01e163b8d47c56cee1aa">&#9670;&nbsp;</a></span>STM32_UART_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART2&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade0c8b4992afc59bd1256c66c794bdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0c8b4992afc59bd1256c66c794bdeb">&#9670;&nbsp;</a></span>STM32_USART1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW&#160;&#160;&#160;STM32_USART1SW_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a347b7c5d70f3f405483354d35f49aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a347b7c5d70f3f405483354d35f49aa">&#9670;&nbsp;</a></span>STM32_USBSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBSW&#160;&#160;&#160;STM32_USBSW_HSI48</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89a31bf8ff315d8c13102cea1284ac">&#9670;&nbsp;</a></span>STM32_WDG_USE_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WDG_USE_IWDG&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa49c010da5948c237ea0ca9eb1e7ac30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49c010da5948c237ea0ca9eb1e7ac30">&#9670;&nbsp;</a></span>STM32F0xx_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F0xx_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
