#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002212a79c6e0 .scope module, "tb_and" "tb_and" 2 3;
 .timescale -9 -12;
v000002212a8b3dd0_0 .var "A", 0 0;
v000002212a8b3d30_0 .var "B", 0 0;
RS_000002212a8b9fc8 .resolv tri, L_000002212a8a53f0, L_000002212a8a5070;
v000002212a8b3830_0 .net8 "Y", 0 0, RS_000002212a8b9fc8;  2 drivers, strength-aware
S_000002212a79c870 .scope module, "uut" "AND" 2 7, 3 3 0, S_000002212a79c6e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000002212a8a5310 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002212a8a5540 .functor PMOS 1, L_000002212a8a5310, v000002212a8b3dd0_0, C4<0>, C4<0>;
L_000002212a8a5230 .functor PMOS 1, L_000002212a8a5310, v000002212a8b3d30_0, C4<0>, C4<0>;
L_000002212a8a5690 .functor NMOS 1, L_000002212a8a5770, v000002212a8b3dd0_0, C4<0>, C4<0>;
L_000002212a8a5620 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002212a8a5770 .functor NMOS 1, L_000002212a8a5620, v000002212a8b3d30_0, C4<0>, C4<0>;
v000002212a79e130_0 .net "a", 0 0, v000002212a8b3dd0_0;  1 drivers
v000002212a79e1d0_0 .net "b", 0 0, v000002212a8b3d30_0;  1 drivers
v000002212a79b920_0 .net8 "c", 0 0, RS_000002212a8b9fc8;  alias, 2 drivers, strength-aware
v000002212a8b3bf0_0 .net8 "gnd", 0 0, L_000002212a8a5620;  1 drivers, strength-aware
v000002212a8b35b0_0 .net8 "vdd", 0 0, L_000002212a8a5310;  1 drivers, strength-aware
v000002212a8b3a10_0 .net8 "x", 0 0, L_000002212a8a5770;  1 drivers, strength-aware
RS_000002212a8b9f98 .resolv tri, L_000002212a8a5540, L_000002212a8a5230, L_000002212a8a5690;
v000002212a8b3ab0_0 .net8 "y", 0 0, RS_000002212a8b9f98;  3 drivers, strength-aware
S_000002212a79de60 .scope module, "inv_net" "inverter" 3 22, 4 1 0, S_000002212a79c870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "b";
L_000002212a8a55b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002212a8a53f0 .functor PMOS 1, L_000002212a8a55b0, RS_000002212a8b9f98, C4<0>, C4<0>;
L_000002212a8a5380 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002212a8a5070 .functor NMOS 1, L_000002212a8a5380, RS_000002212a8b9f98, C4<0>, C4<0>;
v000002212a79ae10_0 .net8 "a", 0 0, RS_000002212a8b9f98;  alias, 3 drivers, strength-aware
v000002212a8830e0_0 .net8 "b", 0 0, RS_000002212a8b9fc8;  alias, 2 drivers, strength-aware
v000002212a79dff0_0 .net8 "gnd", 0 0, L_000002212a8a5380;  1 drivers, strength-aware
v000002212a79e090_0 .net8 "vdd", 0 0, L_000002212a8a55b0;  1 drivers, strength-aware
    .scope S_000002212a79c6e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002212a8b3dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002212a8b3d30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002212a79c6e0;
T_1 ;
    %delay 7000, 0;
    %load/vec4 v000002212a8b3dd0_0;
    %inv;
    %store/vec4 v000002212a8b3dd0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002212a79c6e0;
T_2 ;
    %delay 11000, 0;
    %load/vec4 v000002212a8b3d30_0;
    %inv;
    %store/vec4 v000002212a8b3d30_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002212a79c6e0;
T_3 ;
    %vpi_call 2 19 "$dumpfile", "and.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002212a79c6e0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002212a79c6e0;
T_4 ;
    %vpi_call 2 26 "$monitor", "Time = %0t ns: A=%b, B=%b \342\206\222 Y=%b", $time, v000002212a8b3dd0_0, v000002212a8b3d30_0, v000002212a8b3830_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_and.v";
    "top.v";
    "./inv.v";
