

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ByteXor_label2114'
================================================================
* Date:           Mon Dec 12 09:00:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.824 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        5|        5|         2|          1|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      81|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      81|    127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_147_p2     |         +|   0|  0|  10|           2|           1|
    |addr_cmp_fu_156_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln123_fu_167_p2    |      icmp|   0|  0|   8|           2|           2|
    |or_ln121_fu_123_p2      |        or|   0|  0|   8|           8|           4|
    |reuse_select_fu_181_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |rin_1_d0                |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  73|          86|          89|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |idx97_i351_fu_56                  |   9|          2|    2|          4|
    |reuse_addr_reg_fu_48              |   9|          2|   63|        126|
    |reuse_reg_fu_52                   |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   76|        152|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_237                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |idx97_i351_fu_56                  |   2|   0|    2|          0|
    |reuse_addr_reg_fu_48              |  63|   0|   64|          1|
    |reuse_reg_fu_52                   |   8|   0|    8|          0|
    |rin_1_addr_reg_231                |   2|   0|    4|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|   0|   84|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2114|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2114|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2114|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2114|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2114|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2114|  return value|
|r_1             |   in|    5|     ap_none|                                r_1|        scalar|
|rk_address0     |  out|    8|   ap_memory|                                 rk|         array|
|rk_ce0          |  out|    1|   ap_memory|                                 rk|         array|
|rk_q0           |   in|    8|   ap_memory|                                 rk|         array|
|rin_1_address0  |  out|    4|   ap_memory|                              rin_1|         array|
|rin_1_ce0       |  out|    1|   ap_memory|                              rin_1|         array|
|rin_1_we0       |  out|    1|   ap_memory|                              rin_1|         array|
|rin_1_d0        |  out|    8|   ap_memory|                              rin_1|         array|
|rin_1_address1  |  out|    4|   ap_memory|                              rin_1|         array|
|rin_1_ce1       |  out|    1|   ap_memory|                              rin_1|         array|
|rin_1_q1        |   in|    8|   ap_memory|                              rin_1|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

