Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 11 10:00:14 2018
| Host         : DESKTOP-3QG18OL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file computer_timing_summary_routed.rpt -pb computer_timing_summary_routed.pb -rpx computer_timing_summary_routed.rpx -warn_on_violation
| Design       : computer
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[10]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[11]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[12]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[13]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[6]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[7]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[9]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[26]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[27]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[28]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[29]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[30]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[31]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[10]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[11]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[12]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[13]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[6]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[7]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.648        0.000                      0                  864        0.147        0.000                      0                  864        3.000        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
instance_name/inst/clk  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_wiz_0     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  cpu_clk_clk_wiz_0          13.648        0.000                      0                  864        0.147        0.000                      0                  864        8.750        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk
  To Clock:  instance_name/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X38Y36         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.440    17.059    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.420    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y36         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.650ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/WE
    SLICE_X38Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.442    17.061    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.420    17.481    
                         clock uncertainty           -0.084    17.397    
    SLICE_X38Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.864    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.650    

Slack (MET) :             13.650ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.890ns (15.798%)  route 4.744ns (84.202%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.550    -2.419    mips_cpu/cu/cpu_clk
    SLICE_X34Y28         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.955     0.054    mips_cpu/dp/IR/out[8]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.178 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_10/O
                         net (fo=97, routed)          1.138     1.316    mips_cpu/dp/IR/ADDRD[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.440 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.674     2.114    mips_cpu/cu/q_reg[14]_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.238 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.977     3.215    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/WE
    SLICE_X38Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.442    17.061    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.420    17.481    
                         clock uncertainty           -0.084    17.397    
    SLICE_X38Y38         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.864    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 13.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.261%)  route 0.341ns (64.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.560    -0.848    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X35Y39         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  mips_cpu/dp/ALUOut/q_reg[29]/Q
                         net (fo=2, routed)           0.229    -0.478    mips_cpu/dp/PC/q_reg[31]_1[29]
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.433 r  mips_cpu/dp/PC/register_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.113    -0.320    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/DIC1
    SLICE_X42Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.831    -1.272    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.690    -0.582    
    SLICE_X42Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.468    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.175%)  route 0.328ns (63.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.560    -0.848    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X35Y39         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  mips_cpu/dp/ALUOut/q_reg[29]/Q
                         net (fo=2, routed)           0.328    -0.379    mips_cpu/dp/PC/q_reg[31]_1[29]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.334 r  mips_cpu/dp/PC/q[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    mips_cpu/dp/PC/q[29]_i_1_n_2
    SLICE_X37Y39         FDRE                                         r  mips_cpu/dp/PC/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.830    -1.273    mips_cpu/dp/PC/cpu_clk
    SLICE_X37Y39         FDRE                                         r  mips_cpu/dp/PC/q_reg[29]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.091    -0.492    mips_cpu/dp/PC/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.162%)  route 0.358ns (65.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.560    -0.848    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X35Y39         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  mips_cpu/dp/ALUOut/q_reg[29]/Q
                         net (fo=2, routed)           0.229    -0.478    mips_cpu/dp/PC/q_reg[31]_1[29]
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.433 r  mips_cpu/dp/PC/register_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.130    -0.303    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/DIC1
    SLICE_X38Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.830    -1.273    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y38         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.690    -0.583    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.469    mips_cpu/dp/Registers/register_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.557    -0.851    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X40Y32         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  mips_cpu/dp/ALUOut/q_reg[1]/Q
                         net (fo=4, routed)           0.109    -0.601    mips_cpu/dp/IR/q_reg[25]_2[1]
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.556 r  mips_cpu/dp/IR/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.556    mips_cpu/dp/PC/D[1]
    SLICE_X41Y32         FDRE                                         r  mips_cpu/dp/PC/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.825    -1.278    mips_cpu/dp/PC/cpu_clk
    SLICE_X41Y32         FDRE                                         r  mips_cpu/dp/PC/q_reg[1]/C
                         clock pessimism              0.440    -0.838    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.091    -0.747    mips_cpu/dp/PC/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.561    -0.847    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X38Y39         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  mips_cpu/dp/ALUOut/q_reg[22]/Q
                         net (fo=2, routed)           0.094    -0.588    mips_cpu/dp/IR/q_reg[25]_2[22]
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.543 r  mips_cpu/dp/IR/q[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.543    mips_cpu/dp/PC/D[22]
    SLICE_X39Y39         FDRE                                         r  mips_cpu/dp/PC/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.830    -1.273    mips_cpu/dp/PC/cpu_clk
    SLICE_X39Y39         FDRE                                         r  mips_cpu/dp/PC/q_reg[22]/C
                         clock pessimism              0.439    -0.834    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091    -0.743    mips_cpu/dp/PC/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.555    -0.853    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X41Y30         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  mips_cpu/dp/ALUOut/q_reg[0]/Q
                         net (fo=3, routed)           0.120    -0.592    mips_cpu/dp/IR/q_reg[25]_2[0]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.547 r  mips_cpu/dp/IR/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.547    mips_cpu/dp/PC/D[0]
    SLICE_X40Y30         FDRE                                         r  mips_cpu/dp/PC/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.823    -1.280    mips_cpu/dp/PC/cpu_clk
    SLICE_X40Y30         FDRE                                         r  mips_cpu/dp/PC/q_reg[0]/C
                         clock pessimism              0.440    -0.840    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.091    -0.749    mips_cpu/dp/PC/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.334%)  route 0.106ns (33.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.559    -0.849    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X42Y34         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  mips_cpu/dp/ALUOut/q_reg[13]/Q
                         net (fo=3, routed)           0.106    -0.579    mips_cpu/dp/IR/q_reg[25]_2[13]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.534 r  mips_cpu/dp/IR/q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    mips_cpu/dp/PC/D[13]
    SLICE_X41Y34         FDRE                                         r  mips_cpu/dp/PC/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.827    -1.276    mips_cpu/dp/PC/cpu_clk
    SLICE_X41Y34         FDRE                                         r  mips_cpu/dp/PC/q_reg[13]/C
                         clock pessimism              0.441    -0.835    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.092    -0.743    mips_cpu/dp/PC/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.973%)  route 0.435ns (70.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.553    -0.855    mips_cpu/cu/cpu_clk
    SLICE_X35Y29         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          0.322    -0.392    mips_cpu/dp/PC/out[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.347 r  mips_cpu/dp/PC/register_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.113    -0.234    mips_cpu/dp/Registers/register_reg_r2_0_31_0_5/DIC0
    SLICE_X42Y32         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.825    -1.278    mips_cpu/dp/Registers/register_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y32         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.690    -0.588    
    SLICE_X42Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.444    mips_cpu/dp/Registers/register_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.906%)  route 0.135ns (42.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.560    -0.848    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X43Y37         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  mips_cpu/dp/ALUOut/q_reg[23]/Q
                         net (fo=2, routed)           0.135    -0.572    mips_cpu/dp/IR/q_reg[25]_2[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.527 r  mips_cpu/dp/IR/q[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    mips_cpu/dp/PC/D[23]
    SLICE_X41Y37         FDRE                                         r  mips_cpu/dp/PC/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.829    -1.274    mips_cpu/dp/PC/cpu_clk
    SLICE_X41Y37         FDRE                                         r  mips_cpu/dp/PC/q_reg[23]/C
                         clock pessimism              0.441    -0.833    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091    -0.742    mips_cpu/dp/PC/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.963%)  route 0.159ns (46.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.559    -0.849    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X40Y34         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  mips_cpu/dp/ALUOut/q_reg[11]/Q
                         net (fo=3, routed)           0.159    -0.549    mips_cpu/dp/IR/q_reg[25]_2[11]
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.504 r  mips_cpu/dp/IR/q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    mips_cpu/dp/PC/D[11]
    SLICE_X39Y34         FDRE                                         r  mips_cpu/dp/PC/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.826    -1.277    mips_cpu/dp/PC/cpu_clk
    SLICE_X39Y34         FDRE                                         r  mips_cpu/dp/PC/q_reg[11]/C
                         clock pessimism              0.461    -0.816    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092    -0.724    mips_cpu/dp/PC/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y29     mips_cpu/cu/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y28     mips_cpu/cu/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y28     mips_cpu/cu/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y28     mips_cpu/cu/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y30     mips_cpu/cu/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y29     mips_cpu/cu/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y30     mips_cpu/cu/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y30     mips_cpu/cu/FSM_onehot_state_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y32     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y38     mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y38     mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA/CLK



