$date
	Sun Aug 13 19:30:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladdertb $end
$var wire 1 ! F $end
$var wire 1 " Cy $end
$var reg 1 # Cin $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module ckt $end
$var wire 1 # C_in $end
$var wire 1 " C_out $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & t1 $end
$var wire 1 ! S $end
$scope module ckt1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ' t3 $end
$var wire 1 ( t2 $end
$var wire 1 ) t1 $end
$var wire 1 & S $end
$scope module n1 $end
$var wire 1 * t $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 ) z $end
$upscope $end
$scope module n2 $end
$var wire 1 + t $end
$var wire 1 ) x $end
$var wire 1 $ y $end
$var wire 1 ( z $end
$upscope $end
$scope module n3 $end
$var wire 1 , t $end
$var wire 1 ) x $end
$var wire 1 % y $end
$var wire 1 ' z $end
$upscope $end
$scope module n4 $end
$var wire 1 - t $end
$var wire 1 ( x $end
$var wire 1 ' y $end
$var wire 1 & z $end
$upscope $end
$upscope $end
$scope module ckt2 $end
$var wire 1 & a $end
$var wire 1 # b $end
$var wire 1 . t3 $end
$var wire 1 / t2 $end
$var wire 1 0 t1 $end
$var wire 1 ! S $end
$scope module n1 $end
$var wire 1 1 t $end
$var wire 1 & x $end
$var wire 1 # y $end
$var wire 1 0 z $end
$upscope $end
$scope module n2 $end
$var wire 1 2 t $end
$var wire 1 0 x $end
$var wire 1 & y $end
$var wire 1 / z $end
$upscope $end
$scope module n3 $end
$var wire 1 3 t $end
$var wire 1 0 x $end
$var wire 1 # y $end
$var wire 1 . z $end
$upscope $end
$scope module n4 $end
$var wire 1 4 t $end
$var wire 1 / x $end
$var wire 1 . y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#3
0!
14
1/
02
0&
1-
1(
1'
0+
0,
1"
0)
10
1.
1*
01
03
1%
1$
0#
#6
1!
04
0/
12
1&
0-
0(
0"
1+
1)
0*
0%
#9
0!
14
1/
02
0&
1-
1(
0+
0$
#12
10
1/
01
02
0&
1!
1-
04
1'
0)
1(
1"
0.
0,
1*
0+
13
1%
1$
1#
#15
0!
14
1.
03
00
1/
11
02
1&
0-
0'
1,
1)
0*
0$
