
---------- Begin Simulation Statistics ----------
final_tick                                79638602500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689852                       # Number of bytes of host memory used
host_op_rate                                   175148                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   572.07                       # Real time elapsed on the host
host_tick_rate                              139212373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079639                       # Number of seconds simulated
sim_ticks                                 79638602500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616830                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096227                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104290                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728833                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479203                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.592772                       # CPI: cycles per instruction
system.cpu.discardedOps                        190723                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614863                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408027                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002161                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27136747                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.627836                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159277205                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132140458                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        58071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       463567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       927767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            171                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19287                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39931                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55240                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       207116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 207116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29301248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29301248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74527                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74527                       # Request fanout histogram
system.membus.respLayer1.occupancy         1295564000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           793580000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            229015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       481381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          319                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           235186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          235185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       228574                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1390766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1391967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       194560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    231733504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              231928064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58233                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10222336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           522434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000557                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 522144     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    289      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             522434                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2230959500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2086918494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1984500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               389520                       # number of demand (read+write) hits
system.l2.demand_hits::total                   389668                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 148                       # number of overall hits
system.l2.overall_hits::.cpu.data              389520                       # number of overall hits
system.l2.overall_hits::total                  389668                       # number of overall hits
system.l2.demand_misses::.cpu.inst                293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74240                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74533                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               293                       # number of overall misses
system.l2.overall_misses::.cpu.data             74240                       # number of overall misses
system.l2.overall_misses::total                 74533                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28470500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8806706500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8835177000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28470500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8806706500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8835177000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           463760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               464201                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          463760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              464201                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.664399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.160083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160562                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.664399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.160083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160562                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97168.941980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118624.818157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118540.472006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97168.941980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118624.818157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118540.472006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               39931                       # number of writebacks
system.l2.writebacks::total                     39931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74527                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74527                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8063597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8089137500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8063597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8089137500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.664399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.160070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.664399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.160070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160549                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87168.941980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108624.040197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108539.690314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87168.941980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108624.040197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108539.690314                       # average overall mshr miss latency
system.l2.replacements                          58233                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          298                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            179946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179946                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6939980000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6939980000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        235186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            235186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.234878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.234878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125633.236785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125633.236785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6387580000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6387580000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.234878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.234878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115633.236785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115633.236785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28470500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28470500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.664399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.664399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97168.941980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97168.941980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25540500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25540500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.664399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.664399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87168.941980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87168.941980                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        209574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            209574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1866726500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1866726500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       228574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        228574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98248.763158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98248.763158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1676017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1676017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88239.286090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88239.286090                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15839.052183                       # Cycle average of tags in use
system.l2.tags.total_refs                      927643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74617                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.432060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.563080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        55.306944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15736.182159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15052                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3785213                       # Number of tag accesses
system.l2.tags.data_accesses                  3785213                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          75008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19003904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19078912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10222336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10222336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        39931                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            941855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         238626789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             239568644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       941855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           941855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128359058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128359058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128359058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           941855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        238626789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            367927702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    159724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013363742250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9727                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9727                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412338                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39931                       # Number of write requests accepted
system.mem_ctrls.readBursts                    298108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   159724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10004                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11600140000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1490445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17189308750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38915.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57665.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   268185                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  143516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                298108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               159724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    635.695285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   523.175157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.597539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          725      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1023      2.22%      3.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15531     33.70%     37.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          822      1.78%     39.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5179     11.24%     50.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1178      2.56%     53.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3593      7.80%     60.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          454      0.99%     61.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17584     38.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46089                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.644700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.798582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.639615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9722     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9727                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.418320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.259831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8727     89.72%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.05%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27      0.28%     90.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.21%     90.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              859      8.83%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               61      0.63%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.05%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9727                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19077696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10220864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19078912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10222336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       239.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    239.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79637168000                       # Total gap between requests
system.mem_ctrls.avgGap                     695776.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        75008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19002688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10220864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 941854.799624340492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 238611520.085375666618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 128340574.534818083048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       159724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     45049000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17144259750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1853305669500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38437.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57737.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11603175.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            164855460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87622755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1064666820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          416874420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6286537920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11328814980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21041168640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40390540995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.172900                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54551652500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2659280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22427670000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            164220000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87285000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1063688640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          416764800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6286537920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11133068430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21206007840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40357572630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.758925                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54977816500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2659280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22001506000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7018810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7018810                       # number of overall hits
system.cpu.icache.overall_hits::total         7018810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          441                       # number of overall misses
system.cpu.icache.overall_misses::total           441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31455000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31455000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31455000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31455000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71326.530612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71326.530612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71326.530612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71326.530612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          319                       # number of writebacks
system.cpu.icache.writebacks::total               319                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31014000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31014000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70326.530612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70326.530612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70326.530612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70326.530612                       # average overall mshr miss latency
system.cpu.icache.replacements                    319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7018810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71326.530612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71326.530612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70326.530612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70326.530612                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.556131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               441                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15916.668934                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.556131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14038943                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14038943                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51567130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51567130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51568870                       # number of overall hits
system.cpu.dcache.overall_hits::total        51568870                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       479873                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         479873                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       486554                       # number of overall misses
system.cpu.dcache.overall_misses::total        486554                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15573159000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15573159000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15573159000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15573159000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52047003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52047003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52055424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52055424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009347                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32452.667685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32452.667685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32007.051633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32007.051633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441450                       # number of writebacks
system.cpu.dcache.writebacks::total            441450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18093                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18093                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       463760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       463760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13516966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13516966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13683238500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13683238500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008872                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008872                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29271.440946                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29271.440946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29504.999353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29504.999353                       # average overall mshr miss latency
system.cpu.dcache.replacements                 463247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40868642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40868642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       228275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        228275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4703020500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4703020500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41096917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41096917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20602.433468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20602.433468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4331829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4331829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19117.139024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19117.139024                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10698488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10698488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       251598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       251598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10870138500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10870138500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43204.391529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43204.391529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       235186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       235186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9185137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9185137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39054.777920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39054.777920                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1740                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1740                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6681                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6681                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.793374                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.793374                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    166272500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    166272500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83976.010101                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83976.010101                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.741568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            463759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.197726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.741568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416907759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416907759                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79638602500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
