{"vcs1":{"timestamp_begin":1738054362.202458238, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1738054362.535089447, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738054362.838874577, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738054361.978174468}
{"VCS_COMP_START_TIME": 1738054361.978174468}
{"VCS_COMP_END_TIME": 1738054363.051057367}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
