
---------- Begin Simulation Statistics ----------
final_tick                               535340885000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739296                       # Number of bytes of host memory used
host_op_rate                                    86105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7147.60                       # Real time elapsed on the host
host_tick_rate                               74897975                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613405489                       # Number of instructions simulated
sim_ops                                     615444269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.535341                       # Number of seconds simulated
sim_ticks                                535340885000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.478671                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75894111                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86757275                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7020878                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118462730                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10038990                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10150678                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          111688                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151922272                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1055852                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509390                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4852961                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138980309                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13772910                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532361                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39296266                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561801366                       # Number of instructions committed
system.cpu0.commit.committedOps             562312038                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    982302507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572443                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.292600                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    701318742     71.40%     71.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    166015033     16.90%     88.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44652054      4.55%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40776021      4.15%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9687679      0.99%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2960890      0.30%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       907858      0.09%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2211320      0.23%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13772910      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    982302507                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672314                       # Number of function calls committed.
system.cpu0.commit.int_insts                543436684                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759022                       # Number of loads committed
system.cpu0.commit.membars                    1019957                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019963      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311063558     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268404     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69806380     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562312038                       # Class of committed instruction
system.cpu0.commit.refs                     245074812                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561801366                       # Number of Instructions Simulated
system.cpu0.committedOps                    562312038                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.882100                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.882100                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             92505417                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2174837                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75117701                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             613757329                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               465125782                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                426000533                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4859479                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7081565                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1868771                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151922272                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109427383                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    529629800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1682148                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     628233571                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14054810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143680                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         453702623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85933101                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594149                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         990359982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635747                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918440                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               549961923     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               327323942     33.05%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58690571      5.93%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                41960688      4.24%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7596505      0.77%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2359646      0.24%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  423217      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040600      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2890      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           990359982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67006311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4902969                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142637068                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554323                       # Inst execution rate
system.cpu0.iew.exec_refs                   258219463                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72242753                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               74985371                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189760173                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1015455                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1923190                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74730317                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          601595135                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            185976710                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5493905                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            586122889                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                589955                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2432232                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4859479                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3584145                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7606380                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25444                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6733                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2258640                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15001151                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4414527                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6733                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       800705                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4102264                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238961981                       # num instructions consuming a value
system.cpu0.iew.wb_count                    580554474                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891125                       # average fanout of values written-back
system.cpu0.iew.wb_producers                212944882                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549057                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     580593739                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               715051736                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370579331                       # number of integer regfile writes
system.cpu0.ipc                              0.531321                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531321                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020975      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324169793     54.79%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139460      0.70%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018044      0.17%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           188536661     31.87%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72731811     12.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             591616795                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     704515                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001191                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 118608     16.84%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                509493     72.32%     89.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                76412     10.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             591300282                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2174347998                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    580554423                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        640884241                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598553857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                591616795                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3041278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39283093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            50016                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1508917                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21595514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    990359982                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.597376                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          558526736     56.40%     56.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          306883117     30.99%     87.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           97356070      9.83%     97.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21720012      2.19%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5130504      0.52%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             341696      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             224508      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             134754      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42585      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      990359982                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559519                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10201744                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2055408                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189760173                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74730317                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1036                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1057366293                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13316208                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               82272882                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357824640                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2995692                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               470786952                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3556384                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8793                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            742093061                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             608303518                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          389614713                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                421797452                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3835294                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4859479                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10553080                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31790068                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       742093017                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90137                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3162                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6239646                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3117                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1570124992                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1211282220                       # The number of ROB writes
system.cpu0.timesIdled                       15432080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1003                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.739715                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3028326                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3998333                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           527202                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5409357                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            135338                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         192157                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           56819                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6098230                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8957                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509202                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           373148                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418768                       # Number of branches committed
system.cpu1.commit.bw_lim_events               495706                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528260                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3955223                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19240726                       # Number of instructions committed
system.cpu1.commit.committedOps              19750122                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109701973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830131                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    101339165     92.38%     92.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4173951      3.80%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1471062      1.34%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1334429      1.22%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       296637      0.27%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       107743      0.10%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       443111      0.40%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        40169      0.04%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       495706      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109701973                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227359                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18549698                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319679                       # Number of loads committed
system.cpu1.commit.membars                    1018445                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018445      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11643550     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828881     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259108      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19750122                       # Class of committed instruction
system.cpu1.commit.refs                       7088001                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19240726                       # Number of Instructions Simulated
system.cpu1.committedOps                     19750122                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.764702                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.764702                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             94484819                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               159417                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2839627                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25234865                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4196540                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10348787                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                373641                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               295537                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1029025                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6098230                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3665441                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    105822394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                46629                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27320178                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1055390                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054980                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4082710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3163664                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.246312                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         110432812                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.254141                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.718369                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                93598265     84.76%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10015752      9.07%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4029914      3.65%     97.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1820914      1.65%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  418171      0.38%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  444896      0.40%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  104385      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     382      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           110432812                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         484231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              393356                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4904804                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195258                       # Inst execution rate
system.cpu1.iew.exec_refs                     7705674                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1848669                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               83169576                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6418238                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            601566                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           381181                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2067760                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           23697145                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5857005                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           311059                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21657474                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                351386                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1725753                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                373641                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2669206                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          127034                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3797                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1098559                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       299438                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           467                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       155683                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        237673                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 11871521                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21445209                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.867192                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10294892                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193345                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21452289                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27106251                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14315362                       # number of integer regfile writes
system.cpu1.ipc                              0.173470                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173470                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018665      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13152358     59.87%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6443420     29.33%     93.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1353944      6.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21968533                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     557469                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025376                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 109253     19.60%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                409447     73.45%     93.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                38767      6.95%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21507323                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         154956222                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21445197                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         27644474                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  21886488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21968533                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1810657                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3947022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            28901                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        282397                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2223181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    110432812                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198931                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653212                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           96963666     87.80%     87.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8586462      7.78%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2907055      2.63%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             943564      0.85%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             709263      0.64%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             125185      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             128955      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              48734      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              19928      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      110432812                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198063                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3713822                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          427882                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6418238                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2067760                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu1.numCycles                       110917043                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   959758115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               88919696                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13163387                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2794155                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4849231                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                991617                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8595                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             30611859                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24551435                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16429590                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10373875                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1954091                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                373641                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              5894539                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3266203                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30611847                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21830                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               770                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6186030                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           768                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132910585                       # The number of ROB reads
system.cpu1.rob.rob_writes                   48142684                       # The number of ROB writes
system.cpu1.timesIdled                           5061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.327072                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2266079                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2594933                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254112                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4004711                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             96643                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          99786                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3143                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4411813                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2563                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509175                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           169974                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647174                       # Number of branches committed
system.cpu2.commit.bw_lim_events               421416                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528255                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1756408                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504461                       # Number of instructions committed
system.cpu2.commit.committedOps              17013849                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    108511360                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.156793                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.788917                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    101543392     93.58%     93.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3425081      3.16%     96.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1148098      1.06%     97.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1116208      1.03%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       259131      0.24%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        86039      0.08%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       478064      0.44%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        33931      0.03%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       421416      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    108511360                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174065                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892237                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697077                       # Number of loads committed
system.cpu2.commit.membars                    1018433                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018433      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796186     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206252     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992840      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013849                       # Class of committed instruction
system.cpu2.commit.refs                       6199104                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504461                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013849                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.605562                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.605562                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             98864470                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                86772                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2162334                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19387327                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2510577                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6229953                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170299                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               217853                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1069828                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4411813                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2431500                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    105976765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                11385                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19687212                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 508874                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040467                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2613906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2362722                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.180581                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         108845127                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.185562                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.610423                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                96612500     88.76%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7261938      6.67%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2832757      2.60%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1516431      1.39%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  389834      0.36%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  228876      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2567      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      99      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     125      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           108845127                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         176110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              186694                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3920167                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167573                       # Inst execution rate
system.cpu2.iew.exec_refs                     6633506                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525049                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86095576                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5143334                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510055                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139878                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1546927                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18764084                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5108457                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           178817                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18269048                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                352692                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1709590                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170299                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2655744                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        11510                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           85297                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         2723                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          539                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       446257                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        44900                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           190                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48977                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137717                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10371746                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18130350                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.874722                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9072393                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.166301                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18135017                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22572363                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12279935                       # number of integer regfile writes
system.cpu2.ipc                              0.151388                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.151388                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018648      5.52%      5.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10751872     58.28%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5657174     30.67%     94.47% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020029      5.53%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18447865                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     539751                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029258                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 100631     18.64%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                402390     74.55%     93.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                36728      6.80%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17968954                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         146309793                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18130338                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20514436                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17235455                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18447865                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528629                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1750234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            29211                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           374                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       634930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    108845127                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.169487                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.613550                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           97633140     89.70%     89.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7223217      6.64%     96.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2231612      2.05%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             786069      0.72%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             700902      0.64%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              93321      0.09%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             119210      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              43504      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              14152      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      108845127                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.169213                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3142384                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          334698                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5143334                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1546927                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu2.numCycles                       109021237                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   961654152                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92532080                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441490                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3447546                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2972678                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1024832                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6250                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23644633                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19127178                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12948836                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6497331                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2031061                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170299                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6645324                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1507346                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23644621                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27415                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               831                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6856933                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           829                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   126859148                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37874574                       # The number of ROB writes
system.cpu2.timesIdled                           2218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            77.791766                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2191783                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2817500                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           401361                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3813394                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            108722                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         202355                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93633                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4294139                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1220                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509127                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           233807                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470208                       # Number of branches committed
system.cpu3.commit.bw_lim_events               365548                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528097                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2423745                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15858936                       # Number of instructions committed
system.cpu3.commit.committedOps              16368260                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    100763570                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162442                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.791062                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     93876497     93.17%     93.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3445853      3.42%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1198880      1.19%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1034257      1.03%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       254973      0.25%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        79557      0.08%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       476220      0.47%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        31785      0.03%     99.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       365548      0.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    100763570                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151142                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253247                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568503                       # Number of loads committed
system.cpu3.commit.membars                    1018364                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018364      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352507     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077630     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919621      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368260                       # Class of committed instruction
system.cpu3.commit.refs                       5997263                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15858936                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368260                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.389533                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.389533                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             90864359                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168316                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2114007                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19657991                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2847219                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6073853                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234078                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               307025                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1170253                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4294139                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2457441                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     98100722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                23929                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20118411                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 803264                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.042377                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2687407                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2300505                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.198541                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         101189762                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.203857                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.643609                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                88952068     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7092837      7.01%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2792623      2.76%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1673583      1.65%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  465238      0.46%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  212306      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     893      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     100      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     114      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           101189762                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         141427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              248657                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3767317                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.176922                       # Inst execution rate
system.cpu3.iew.exec_refs                     6412720                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1443097                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78309305                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5087184                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509872                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           110472                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1458040                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18786927                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4969623                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           324699                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17927711                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                383617                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1633388                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234078                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2614349                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        10701                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           68199                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1814                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          130                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       518681                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        29280                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           111                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43729                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        204928                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10314457                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17795214                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.875671                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9032069                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.175614                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17799268                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21988631                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12172751                       # number of integer regfile writes
system.cpu3.ipc                              0.156506                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156506                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018558      5.58%      5.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10782940     59.08%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5514068     30.21%     94.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936702      5.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18252410                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     533603                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029235                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  98586     18.48%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                400075     74.98%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                34940      6.55%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17767441                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         138263549                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17795202                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21205664                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17258592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18252410                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528335                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2418666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            35390                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           238                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       958084                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    101189762                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180378                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.630075                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           90023435     88.96%     88.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7296488      7.21%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2130731      2.11%     98.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             763447      0.75%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             715173      0.71%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              89353      0.09%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             115345      0.11%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41728      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14062      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      101189762                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180126                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3104559                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          308061                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5087184                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1458040                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    194                       # number of misc regfile reads
system.cpu3.numCycles                       101331189                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   969343971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               84625017                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11035662                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3355223                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3419184                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                999673                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 4030                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23561740                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19155366                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13235239                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6285202                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2016869                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234078                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6599509                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2199577                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23561728                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26772                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               720                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6871505                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           719                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   119188831                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38010808                       # The number of ROB writes
system.cpu3.timesIdled                           1647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3234589                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1525309                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5249580                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             253319                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                283627                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4470609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8888313                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       341808                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87804                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32793454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2759521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65743157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2847325                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3211592                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1612348                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2805255                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              991                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            518                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1256461                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1256430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3211593                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1137                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13356325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13356325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    389143680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               389143680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1390                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4470700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4470700    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4470700                       # Request fanout histogram
system.membus.respLayer1.occupancy        23112125270                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16443415154                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3613018375.939850                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22126318112.002895                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          130     97.74%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 220579150000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    54809441000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 480531444000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2427971                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2427971                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2427971                       # number of overall hits
system.cpu2.icache.overall_hits::total        2427971                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3529                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3529                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3529                       # number of overall misses
system.cpu2.icache.overall_misses::total         3529                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    202550499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    202550499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    202550499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    202550499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2431500                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2431500                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2431500                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2431500                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001451                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001451                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001451                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001451                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 57396.004250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57396.004250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 57396.004250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57396.004250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          507                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.375000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2968                       # number of writebacks
system.cpu2.icache.writebacks::total             2968                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          529                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          529                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          529                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          529                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3000                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3000                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3000                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3000                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    169845999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    169845999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    169845999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    169845999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001234                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001234                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001234                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001234                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56615.333000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56615.333000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56615.333000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56615.333000                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2968                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2427971                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2427971                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3529                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3529                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    202550499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    202550499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2431500                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2431500                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 57396.004250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57396.004250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          529                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          529                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3000                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3000                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    169845999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    169845999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001234                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001234                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56615.333000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56615.333000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.877635                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2388304                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2968                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           804.684636                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        298903000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.877635                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.996176                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.996176                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4866000                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4866000                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4777623                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4777623                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4777623                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4777623                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1190808                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1190808                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1190808                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1190808                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 110703735083                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 110703735083                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 110703735083                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 110703735083                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5968431                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5968431                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5968431                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5968431                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.199518                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.199518                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.199518                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.199518                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92965.226202                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92965.226202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92965.226202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92965.226202                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       900714                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        42630                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            12817                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            345                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.274947                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   123.565217                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549238                       # number of writebacks
system.cpu2.dcache.writebacks::total           549238                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       847805                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       847805                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       847805                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       847805                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343003                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  32201149652                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  32201149652                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  32201149652                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  32201149652                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057470                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057470                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057470                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057470                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93880.081667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93880.081667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93880.081667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93880.081667                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549238                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4296639                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4296639                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       679373                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       679373                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  57200525500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  57200525500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4976012                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4976012                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.136530                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.136530                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84196.053567                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84196.053567                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       511551                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       511551                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       167822                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       167822                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  12859715500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12859715500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033726                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033726                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76627.113847                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76627.113847                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       480984                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        480984                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       511435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       511435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  53503209583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  53503209583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.515342                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.515342                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 104613.899289                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104613.899289                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       336254                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       336254                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175181                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175181                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19341434152                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19341434152                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176519                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176519                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 110408.287154                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110408.287154                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          359                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          359                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5157000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5157000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.362345                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.362345                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25279.411765                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25279.411765                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           61                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.108348                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.108348                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5778.688525                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5778.688525                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1182500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1182500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.451282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.451282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6718.750000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6718.750000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1056500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1056500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.433333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.433333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6251.479290                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6251.479290                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       434000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       434000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       283986                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         283986                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225189                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225189                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21120508000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21120508000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509175                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509175                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442262                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442262                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93790.140726                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93790.140726                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225189                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225189                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20895319000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20895319000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442262                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442262                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92790.140726                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92790.140726                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.768699                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5628909                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568040                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.909353                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        298914500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.768699                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.930272                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.930272                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13525186                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13525186                       # Number of data accesses
system.cpu3.numPwrStateTransitions                203                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          102                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4748730892.156863                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   25186800852.750374                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           99     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.98%     98.04% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.98%     99.02% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 220579182000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            102                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    50970334000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 484370551000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2454768                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2454768                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2454768                       # number of overall hits
system.cpu3.icache.overall_hits::total        2454768                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2673                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2673                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2673                       # number of overall misses
system.cpu3.icache.overall_misses::total         2673                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    158613500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    158613500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    158613500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    158613500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2457441                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2457441                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2457441                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2457441                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001088                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001088                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001088                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001088                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59339.132061                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59339.132061                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59339.132061                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59339.132061                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2221                       # number of writebacks
system.cpu3.icache.writebacks::total             2221                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          420                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          420                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          420                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          420                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2253                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2253                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2253                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2253                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    132267000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    132267000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    132267000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    132267000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000917                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000917                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000917                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000917                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58707.057257                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58707.057257                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58707.057257                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58707.057257                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2221                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2454768                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2454768                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    158613500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    158613500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2457441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2457441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001088                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001088                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59339.132061                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59339.132061                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          420                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          420                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2253                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2253                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    132267000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    132267000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58707.057257                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58707.057257                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.981690                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2426705                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2221                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1092.618190                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        304805000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.981690                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999428                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999428                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4917135                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4917135                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4624607                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4624607                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4624607                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4624607                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1154139                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1154139                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1154139                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1154139                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 106509603366                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 106509603366                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 106509603366                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 106509603366                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5778746                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5778746                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5778746                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5778746                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.199721                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.199721                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.199721                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.199721                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92284.901009                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92284.901009                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92284.901009                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92284.901009                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       873063                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        36896                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11985                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            270                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.846308                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   136.651852                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       512867                       # number of writebacks
system.cpu3.dcache.writebacks::total           512867                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       831790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       831790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       831790                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       831790                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322349                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322349                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322349                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322349                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  29284117140                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  29284117140                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  29284117140                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  29284117140                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055782                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055782                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055782                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055782                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90845.999646                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90845.999646                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90845.999646                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90845.999646                       # average overall mshr miss latency
system.cpu3.dcache.replacements                512867                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4190984                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4190984                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       668541                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       668541                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  56231522500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  56231522500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4859525                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4859525                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.137573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.137573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 84110.806218                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84110.806218                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       505829                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       505829                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162712                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162712                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  12417961000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12417961000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033483                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033483                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76318.655047                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76318.655047                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       433623                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        433623                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       485598                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       485598                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  50278080866                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  50278080866                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919221                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919221                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.528271                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.528271                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103538.484232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103538.484232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       325961                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       325961                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159637                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159637                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16866156140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16866156140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173666                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173666                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 105653.176519                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 105653.176519                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4692500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4692500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.390438                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.390438                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23941.326531                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23941.326531                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          146                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       243500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       243500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.099602                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.099602                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         4870                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4870                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1441000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1441000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.478610                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.478610                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8050.279330                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8050.279330                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1278000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1278000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.465241                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.465241                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7344.827586                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7344.827586                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       104000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       104000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        93000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        93000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203840                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203840                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19087409000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19087409000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509127                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509127                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400372                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400372                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93639.172881                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93639.172881                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203840                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203840                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18883569000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18883569000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400372                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400372                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92639.172881                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92639.172881                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.154389                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5454156                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525968                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.369749                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        304816500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.154389                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.848575                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.848575                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13103493                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13103493                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    605282681.818182                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   876466224.179981                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       616000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2228738500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   528682775500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6658109500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91648830                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91648830                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91648830                       # number of overall hits
system.cpu0.icache.overall_hits::total       91648830                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17778553                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17778553                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17778553                       # number of overall misses
system.cpu0.icache.overall_misses::total     17778553                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231538476998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231538476998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231538476998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231538476998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109427383                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109427383                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109427383                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109427383                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162469                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162469                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162469                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162469                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13023.471426                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13023.471426                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13023.471426                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13023.471426                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1882                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.640000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16759499                       # number of writebacks
system.cpu0.icache.writebacks::total         16759499                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1019020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1019020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1019020                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1019020                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16759533                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16759533                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16759533                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16759533                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 204990780499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 204990780499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 204990780499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 204990780499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153157                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153157                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153157                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153157                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12231.294303                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12231.294303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12231.294303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12231.294303                       # average overall mshr miss latency
system.cpu0.icache.replacements              16759499                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91648830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91648830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17778553                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17778553                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231538476998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231538476998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109427383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109427383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162469                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162469                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13023.471426                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13023.471426                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1019020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1019020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16759533                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16759533                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 204990780499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 204990780499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12231.294303                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12231.294303                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999904                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108408168                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16759499                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.468461                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999904                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235614297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235614297                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226630086                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226630086                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226630086                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226630086                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18995455                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18995455                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18995455                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18995455                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 421464236708                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 421464236708                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 421464236708                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 421464236708                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    245625541                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    245625541                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    245625541                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    245625541                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.077335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.077335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.077335                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.077335                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22187.635764                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22187.635764                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22187.635764                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22187.635764                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3702861                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        70327                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73439                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            944                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.420907                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.498941                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14426061                       # number of writebacks
system.cpu0.dcache.writebacks::total         14426061                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4740717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4740717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4740717                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4740717                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14254738                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14254738                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14254738                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14254738                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 225118185021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 225118185021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 225118185021                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 225118185021                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058034                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15792.516497                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15792.516497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15792.516497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15792.516497                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14426061                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160487436                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160487436                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15333710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15333710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 295552497000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 295552497000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175821146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175821146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087212                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087212                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19274.689361                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19274.689361                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3141262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3141262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12192448                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12192448                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 175025958000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 175025958000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069346                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069346                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14355.276151                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14355.276151                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66142650                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66142650                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3661745                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3661745                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 125911739708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 125911739708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69804395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69804395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34385.720390                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34385.720390                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1599455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1599455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2062290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2062290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50092227021                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50092227021                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029544                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029544                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24289.613498                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24289.613498                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1567                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1567                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          530                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          530                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7790500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7790500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.252742                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.252742                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14699.056604                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14699.056604                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          508                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          508                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1316500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1316500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010491                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010491                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59840.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59840.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1808                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1808                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          197                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1321500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1321500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.098254                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.098254                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6708.121827                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6708.121827                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1125500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1125500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.097756                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.097756                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5742.346939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5742.346939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317944                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317944                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191446                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191446                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16122527000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16122527000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509390                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509390                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84214.488681                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84214.488681                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191446                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191446                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15931081000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15931081000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375834                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375834                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83214.488681                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83214.488681                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.858455                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241397297                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14445892                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.710446                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.858455                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506723990                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506723990                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16731745                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13798818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              154304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              136028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1061                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              142942                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30969383                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16731745                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13798818                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2940                       # number of overall hits
system.l2.overall_hits::.cpu1.data             154304                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1545                       # number of overall hits
system.l2.overall_hits::.cpu2.data             136028                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1061                       # number of overall hits
system.l2.overall_hits::.cpu3.data             142942                       # number of overall hits
system.l2.overall_hits::total                30969383                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            624365                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            408610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1455                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            413557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1192                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            370010                       # number of demand (read+write) misses
system.l2.demand_misses::total                1850581                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27787                       # number of overall misses
system.l2.overall_misses::.cpu0.data           624365                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3605                       # number of overall misses
system.l2.overall_misses::.cpu1.data           408610                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1455                       # number of overall misses
system.l2.overall_misses::.cpu2.data           413557                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1192                       # number of overall misses
system.l2.overall_misses::.cpu3.data           370010                       # number of overall misses
system.l2.overall_misses::total               1850581                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2602580478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  67821686065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    381320980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49708535400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    146618494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50221935973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    115894990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  45321025309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     216319597689                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2602580478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  67821686065                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    381320980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49708535400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    146618494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50221935973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    115894990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  45321025309                       # number of overall miss cycles
system.l2.overall_miss_latency::total    216319597689                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16759532                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14423183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6545                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          562914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          549585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          512952                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32819964                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16759532                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14423183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6545                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         562914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         549585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         512952                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32819964                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.043289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.550802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.725884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.485000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.752490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.529072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.721335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.043289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.550802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.725884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.485000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.752490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.529072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.721335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93661.801490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108625.060766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105775.583911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121652.762781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100768.724399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121438.969654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97227.340604                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122485.947161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116892.801606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93661.801490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108625.060766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105775.583911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121652.762781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100768.724399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121438.969654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97227.340604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122485.947161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116892.801606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1282435                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     41363                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.004400                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2127986                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1612348                       # number of writebacks
system.l2.writebacks::total                   1612348                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          60458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          15366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13356                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              104377                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         60458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         15366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13356                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             104377                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       563907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       393244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       399217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       356654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1746204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       563907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       393244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       399217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       356654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2789827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4536031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2321015980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  57763963050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    329185480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44260144774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    114184994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  44720243326                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     90734492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  40332583646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 189932055742                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2321015980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  57763963050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    329185480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44260144774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    114184994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  44720243326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     90734492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  40332583646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 278272323661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 468204379403                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.039097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.510313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.698586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.385667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.726397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.431869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.695297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053206                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.039097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.510313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.698586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.385667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.726397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.431869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.695297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.138210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83754.906900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102435.265124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98558.526946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112551.354309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98690.573898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112019.887244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93252.304214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113086.026362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108768.537778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83754.906900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102435.265124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98558.526946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112551.354309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98690.573898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112019.887244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93252.304214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113086.026362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99745.369036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103218.954942                       # average overall mshr miss latency
system.l2.replacements                        7191739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3582940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3582940                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3582940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3582940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29113243                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29113243                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29113243                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29113243                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2789827                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2789827                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 278272323661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 278272323661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99745.369036                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99745.369036                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   75                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                102                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1352000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1352000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.987952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.303030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.129032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.576271                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16487.804878                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13254.901961                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           102                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1650000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       207000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       124000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2061000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.987952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.303030                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.129032                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.576271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.951220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20205.882353                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.312500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.245283                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.343511                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       209500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       360000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       260000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       909500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.312500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.245283                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.343511                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20211.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1859604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            63810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            55155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            64383                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2042952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         374754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         316237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         327165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         286471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1304627                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  42300372397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37640744253                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38738309288                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34236134586                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152915560524                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2234358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       380047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       350854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3347579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.167723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.832100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.855736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.816496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.389723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112875.039084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119027.009025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118406.031476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119509.948951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117210.176184                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29383                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6860                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6362                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6393                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            48998                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       345371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       309377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       320803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       280078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1255629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  36474303595                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  33835450890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34817307910                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30714459703                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 135841522098                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.154573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.814049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.839096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.798275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105609.051122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109366.406973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108531.740383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109663.949696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108186.034329                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16731745                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1061                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16737291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1455                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1192                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2602580478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    381320980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    146618494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    115894990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3246414942                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16759532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16771330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.550802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.485000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.529072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93661.801490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105775.583911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100768.724399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97227.340604                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95373.393519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          265                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           857                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3340                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2321015980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    329185480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    114184994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     90734492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2855120946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.510313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.385667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.431869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83754.906900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98558.526946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98690.573898                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93252.304214                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86044.269363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11939214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        90494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        80873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        78559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12189140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       249611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        92373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        86392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        83539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          511915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  25521313668                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  12067791147                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  11483626685                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  11084890723                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60157622223                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12188825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12701055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.020479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.505138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.516498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.515361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102244.346876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130641.974895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132924.653730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132691.206778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117514.865208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        31075                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8506                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7978                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6963                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54522                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       218536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        83867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        78414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        76576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       457393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  21289659455                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10424693884                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   9902935416                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   9618123943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51235412698                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.458623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.468801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.472406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97419.461576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124300.307439                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 126290.399878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 125602.328967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112016.171428                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          371                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          148                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          140                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          146                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               805                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          594                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          286                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          297                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          276                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1453                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10653954                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6407443                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      5625451                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      5616966                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     28303814                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          965                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          434                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          437                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          422                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2258                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.615544                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.658986                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.679634                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.654028                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.643490                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17935.949495                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22403.646853                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 18940.912458                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 20351.326087                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19479.569167                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          118                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          316                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          476                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          206                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          227                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          228                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9633935                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4261955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4776435                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4728950                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23401275                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.493264                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.474654                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.519451                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.540284                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.503543                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20239.359244                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20689.101942                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21041.563877                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20741.008772                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20581.596306                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999831                       # Cycle average of tags in use
system.l2.tags.total_refs                    68134483                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7192860                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.472516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.606550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.029369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.737298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.459404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.471305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.446187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.235729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.167770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531342660                       # Number of tag accesses
system.l2.tags.data_accesses                531342660                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1773504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36132480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        213760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      25177856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         74048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25560128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         62272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      22837056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    174122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          285953408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1773504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       213760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        74048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        62272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103190272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103190272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         564570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         393404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         399377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         356829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2720661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4468022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1612348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1612348                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3312850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         67494341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           399297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         47031446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           138319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         47745518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           116322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         42658905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    325255008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             534152007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3312850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       399297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       138319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       116322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3966788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192756195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192756195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192756195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3312850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        67494341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          399297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        47031446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          138319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        47745518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          116322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        42658905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    325255008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            726908202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1590677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    536290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    387606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    392414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    349522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2710657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001864463250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97874                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97874                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7298443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1501606                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4468023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1612348                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4468023                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1612348                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58353                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21671                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            251022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            234385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            226429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            238778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            306841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            321959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            332808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            286900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            260221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            311798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           253322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           238396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           322452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           295841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           267758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           260760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             83007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            118963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            135965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            109405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           145521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 226554641393                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22048350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            309235953893                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51376.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70126.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3263727                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  992200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4468023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1612348                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  467944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  544854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  527067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  478425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  381880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  300563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  222485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  174311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  138930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  137937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 190573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 329440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 219303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  92839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  71881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  54987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  87492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 100045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 108880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1744383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.145232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.729400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.134231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       586552     33.63%     33.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       678178     38.88%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       168139      9.64%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85497      4.90%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        90483      5.19%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30508      1.75%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18058      1.04%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11891      0.68%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75077      4.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1744383                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.054100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.512313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97869     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97874                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.858962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88181     90.10%     90.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              734      0.75%     90.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5589      5.71%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2008      2.05%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              758      0.77%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              308      0.31%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              153      0.16%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               67      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97874                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              282218880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3734592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101801920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               285953472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103190272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       527.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    534.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  535340873500                       # Total gap between requests
system.mem_ctrls.avgGap                      88044.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1773504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34322560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       213760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     24806784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        74048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25114496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        62272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     22369408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    173482048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101801920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3312849.904972231016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 64113466.693282730877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 399296.982519838726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 46338295.271432518959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 138319.343944746535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 46913091.646269463003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 116322.144907725480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 41785353.270748227835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 324059030.163556456566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190162796.925177872181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       564570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       393404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       399377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       356829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2720662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1612348                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1171069574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34459784646                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    187845126                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27819851217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     65195617                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28043596896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     49679042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25447014159                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 191991917616                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12865040157246                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42260.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61037.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56241.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70715.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56348.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70218.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51057.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71314.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70568.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7979071.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6426963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3415985760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15783312720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4316433660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42258958560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      70723551420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     146014224960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       288939430980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.729804                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 378849716102                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17876040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 138615128898                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6028037820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3203947725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15701731080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3986785440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42258958560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     120472752420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     104120160960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       295772374005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.493528                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 269399125704                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17876040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 248065719296                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                281                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3401346666.666667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21494626395.459633                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          138     97.87%     97.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     98.58% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        80500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220579139500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55751005000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479589880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3657693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3657693                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3657693                       # number of overall hits
system.cpu1.icache.overall_hits::total        3657693                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         7748                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7748                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         7748                       # number of overall misses
system.cpu1.icache.overall_misses::total         7748                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    507446999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    507446999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    507446999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    507446999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3665441                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3665441                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3665441                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3665441                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002114                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002114                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65493.933789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65493.933789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65493.933789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65493.933789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          402                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.428571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6513                       # number of writebacks
system.cpu1.icache.writebacks::total             6513                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1203                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1203                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6545                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6545                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6545                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6545                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    425973499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    425973499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    425973499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    425973499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001786                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001786                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001786                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001786                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65083.804278                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65083.804278                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65083.804278                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65083.804278                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6513                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3657693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3657693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         7748                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7748                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    507446999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    507446999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3665441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3665441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65493.933789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65493.933789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1203                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1203                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6545                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6545                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    425973499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    425973499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001786                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001786                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65083.804278                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65083.804278                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982127                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3591985                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6513                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           551.510057                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        292568000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982127                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999441                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999441                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7337427                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7337427                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5640804                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5640804                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5640804                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5640804                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1289683                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1289683                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1289683                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1289683                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 113382287591                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 113382287591                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 113382287591                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 113382287591                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6930487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6930487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6930487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6930487                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186088                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186088                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186088                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186088                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87914.850076                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87914.850076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87914.850076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87914.850076                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       987314                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        63585                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14574                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            556                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.744888                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   114.361511                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562773                       # number of writebacks
system.cpu1.dcache.writebacks::total           562773                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       922836                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       922836                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       922836                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       922836                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366847                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366847                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  33474831199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  33474831199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  33474831199                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  33474831199                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052932                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052932                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052932                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052932                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91250.115713                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91250.115713                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91250.115713                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91250.115713                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562773                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4935015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4935015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       736745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       736745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  58888414500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  58888414500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5671760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5671760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.129897                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129897                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79930.524808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79930.524808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       553288                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       553288                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183457                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183457                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13585114000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13585114000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032346                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032346                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74050.671274                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74050.671274                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       705789                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        705789                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       552938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       552938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  54493873091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  54493873091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.439283                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.439283                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98553.315364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98553.315364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       369548                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       369548                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183390                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183390                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19889717199                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19889717199                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145695                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145695                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108455.843825                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108455.843825                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5716000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5716000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.445525                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.445525                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24960.698690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24960.698690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.157588                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.157588                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6808.641975                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6808.641975                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       686000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       686000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          333                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          333                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.411411                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.411411                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5007.299270                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5007.299270                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          134                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          134                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       567000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       567000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.402402                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.402402                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4231.343284                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4231.343284                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       159500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       159500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291875                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291875                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217327                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217327                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19585862500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19585862500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509202                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509202                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426799                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426799                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90121.625477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90121.625477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217327                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217327                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19368535500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19368535500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426799                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426799                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89121.625477                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89121.625477                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.017697                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6515978                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583960                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.158261                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        292579500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.017697                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.906803                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.906803                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15465060                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15465060                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 535340885000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29474860                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5195288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29239167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5579391                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4405553                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1063                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           604                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1667                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           69                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           69                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3418116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3418116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16771330                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12703532                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2258                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2258                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50278562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43296728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        19603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1710550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1667748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1552736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98541622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2145217920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1846351744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       835712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     72043264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70324416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       286336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65652032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4201093376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11671748                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107868480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44506560                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079826                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41357981     92.93%     92.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2946134      6.62%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52091      0.12%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  99599      0.22%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  50116      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    639      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44506560                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65705195091                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         853019564                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4645624                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789920160                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3490728                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21669941859                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25139515060                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         876955526                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9959153                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               608971888000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751584                       # Number of bytes of host memory used
host_op_rate                                   297061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2612.30                       # Real time elapsed on the host
host_tick_rate                               28186252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771535426                       # Number of instructions simulated
sim_ops                                     776011810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073631                       # Number of seconds simulated
sim_ticks                                 73631003000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.661987                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7908688                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9125902                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           613525                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11363445                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            871997                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         892553                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20556                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15589612                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8212                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8817                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           533537                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11541794                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2070804                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1427673                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11776412                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46807668                       # Number of instructions committed
system.cpu0.commit.committedOps              47512258                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    139526736                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.340524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.196230                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    121142471     86.82%     86.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8353873      5.99%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4167343      2.99%     95.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2220714      1.59%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       827655      0.59%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       298927      0.21%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       324773      0.23%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120176      0.09%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2070804      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    139526736                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1413734                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44752627                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10764903                       # Number of loads committed
system.cpu0.commit.membars                    1058808                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1059467      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        34101378     71.77%     74.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10773328     22.67%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1482813      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47512258                       # Class of committed instruction
system.cpu0.commit.refs                      12256599                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46807668                       # Number of Instructions Simulated
system.cpu0.committedOps                     47512258                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.136236                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.136236                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            100786732                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                80756                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7408931                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              61234935                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12045274                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26969435                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                534647                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               145944                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1029048                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15589612                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10086335                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    124852619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               176723                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                      64121128                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          654                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1229452                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.106196                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          15897033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8780685                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.436793                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141365136                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.459354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870236                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99615531     70.47%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25116288     17.77%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13192909      9.33%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2155176      1.52%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  320136      0.23%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  523778      0.37%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   27661      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  405655      0.29%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8002      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141365136                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1803                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1204                       # number of floating regfile writes
system.cpu0.idleCycles                        5434759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              566900                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13404943                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.382600                       # Inst execution rate
system.cpu0.iew.exec_refs                    14760123                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1741076                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                5098364                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13586532                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            424892                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           236806                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1897959                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59235863                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13019047                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           509608                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56165704                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 44836                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12444106                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                534647                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12520755                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       113851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           63236                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          461                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4121                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2821629                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       406263                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           461                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       284734                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        282166                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 41522835                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55426102                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.758231                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31483886                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.377562                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55523942                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72569148                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40597943                       # number of integer regfile writes
system.cpu0.ipc                              0.318854                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.318854                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1060340      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40554762     71.56%     73.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29813      0.05%     73.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67235      0.12%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 74      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                722      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                55      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13217961     23.32%     96.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1743200      3.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            532      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56675311                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2070                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4070                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1919                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2339                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     160768                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002837                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 100842     62.73%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.03%     62.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    105      0.07%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 43097     26.81%     89.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16606     10.33%     99.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               54      0.03%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              55773669                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         254896455                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55424183                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         70957546                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  57676919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56675311                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1558944                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11723608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            23998                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        131271                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4811069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141365136                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.400914                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.906816                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          108238556     76.57%     76.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19092992     13.51%     90.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9367673      6.63%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1881122      1.33%     98.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1605012      1.14%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             517917      0.37%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             500744      0.35%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              99450      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              61670      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141365136                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.386072                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           580782                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          113716                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13586532                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1897959                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3010                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       146799895                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      462263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               18988041                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34498442                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                245144                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12703531                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9420370                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                50034                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             78556789                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              60352770                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44207272                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27187582                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                800874                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                534647                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11024464                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9708835                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2025                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        78554764                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      70926871                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            414272                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2857692                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        414221                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   196735099                       # The number of ROB reads
system.cpu0.rob.rob_writes                  120449262                       # The number of ROB writes
system.cpu0.timesIdled                         201852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  768                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.388298                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7431734                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8222009                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           548410                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10480554                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            686009                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         691179                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5170                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14273062                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1762                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1084                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           546568                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9834222                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1633322                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1243649                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13049084                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38618315                       # Number of instructions committed
system.cpu1.commit.committedOps              39239249                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111362116                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.352357                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.196070                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95719897     85.95%     85.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7217090      6.48%     92.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3577530      3.21%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2044099      1.84%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       621207      0.56%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       207828      0.19%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       243743      0.22%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        97400      0.09%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1633322      1.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111362116                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              978145                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36744204                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8764497                       # Number of loads committed
system.cpu1.commit.membars                     931339                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       931339      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        28796150     73.39%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8765581     22.34%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        746031      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39239249                       # Class of committed instruction
system.cpu1.commit.refs                       9511612                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38618315                       # Number of Instructions Simulated
system.cpu1.committedOps                     39239249                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.945126                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.945126                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             80839130                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1926                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6886158                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54301265                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6734497                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24339075                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                547058                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 4069                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               871859                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14273062                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8928297                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    103549191                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                99551                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      57432027                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1097800                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.125493                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9233528                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8117743                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.504960                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113331619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.513491                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.902591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                76136580     67.18%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21811942     19.25%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12404391     10.95%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1955223      1.73%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  168320      0.15%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  475523      0.42%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     407      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  378854      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     379      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113331619                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         404186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              587327                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11873143                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.426415                       # Inst execution rate
system.cpu1.iew.exec_refs                    11947484                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    797462                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                5033997                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11969282                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            368175                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           183595                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              915085                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52220948                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11150022                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           513917                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48498667                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 51066                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9150975                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                547058                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9222753                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        42308                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             369                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3204785                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       167970                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       325540                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        261787                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36713418                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47855901                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.753206                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 27652757                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.420764                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47975060                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62877326                       # number of integer regfile reads
system.cpu1.int_regfile_writes               35376875                       # number of integer regfile writes
system.cpu1.ipc                              0.339544                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.339544                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           931819      1.90%      1.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             35960879     73.37%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11321271     23.10%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             798461      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              49012584                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     114060                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002327                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  97383     85.38%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 16660     14.61%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   17      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              48194825                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         211493311                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47855901                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         65202662                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50810380                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 49012584                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1410568                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12981699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            22464                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        166919                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5582377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113331619                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.432471                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.943979                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           85453869     75.40%     75.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15136276     13.36%     88.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8599832      7.59%     96.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1724172      1.52%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1340836      1.18%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             487612      0.43%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             466741      0.41%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              75970      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              46311      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113331619                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.430934                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           527954                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           89203                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11969282                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             915085                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    480                       # number of misc regfile reads
system.cpu1.numCycles                       113735805                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    33413745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               16056722                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28527603                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                234986                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7252789                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5597535                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                50174                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69880170                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53370885                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39405263                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24507860                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                702076                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                547058                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7023376                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10877660                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69880170                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      57943814                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            370145                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2020116                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        370154                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   162015177                       # The number of ROB reads
system.cpu1.rob.rob_writes                  106594554                       # The number of ROB writes
system.cpu1.timesIdled                           4627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.589910                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7787167                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8410384                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           587940                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         10690839                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            534656                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         538181                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3525                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14261910                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1686                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1010                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           568898                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9304578                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1442958                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1115919                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13827669                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36568241                       # Number of instructions committed
system.cpu2.commit.committedOps              37125279                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    101571574                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.365509                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.193073                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     86209078     84.88%     84.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7347819      7.23%     92.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3456410      3.40%     95.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2029822      2.00%     97.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       585234      0.58%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       213549      0.21%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       184099      0.18%     98.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       102605      0.10%     98.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1442958      1.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    101571574                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              765875                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34731520                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8154476                       # Number of loads committed
system.cpu2.commit.membars                     835521                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       835521      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27423740     73.87%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             52      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8155486     21.97%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        710384      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37125279                       # Class of committed instruction
system.cpu2.commit.refs                       8865870                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36568241                       # Number of Instructions Simulated
system.cpu2.committedOps                     37125279                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.845144                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.845144                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             70348004                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                19161                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7097423                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53220910                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6898788                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25054421                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                569413                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 5364                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               785453                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14261910                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8599443                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     94132210                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               105498                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      56734541                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1176910                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.137079                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           8935385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8321823                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.545305                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         103656079                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.557274                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.941593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                67113950     64.75%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21250215     20.50%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12320190     11.89%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1835309      1.77%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  175822      0.17%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  464353      0.45%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  130871      0.13%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  364917      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     452      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           103656079                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         385833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              610636                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11462961                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.451403                       # Inst execution rate
system.cpu2.iew.exec_refs                    11351772                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    765496                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                5217587                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11413370                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            354639                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           262612                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              897777                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50905214                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10586276                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           512284                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             46964801                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 64174                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              6401486                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                569413                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6492618                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        23797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             348                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3258894                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       186383                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       311428                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        299208                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 35238500                       # num instructions consuming a value
system.cpu2.iew.wb_count                     46355942                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.755431                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 26620245                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.445551                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      46473318                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61144618                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34239396                       # number of integer regfile writes
system.cpu2.ipc                              0.351476                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.351476                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           836026      1.76%      1.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35126055     73.99%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  57      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10748726     22.64%     98.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             766125      1.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              47477085                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     147266                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003102                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 125362     85.13%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 21879     14.86%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   25      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              46788325                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         198797507                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     46355942                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         64685164                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49570202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 47477085                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1335012                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13779935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39992                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        219093                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      5822578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    103656079                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.458025                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.964612                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           76725306     74.02%     74.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14379237     13.87%     87.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8618983      8.31%     96.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1698851      1.64%     97.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1131602      1.09%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             533768      0.51%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             452984      0.44%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              72607      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              42741      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      103656079                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.456327                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           513464                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           80122                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11413370                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             897777                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    505                       # number of misc regfile reads
system.cpu2.numCycles                       104041912                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    43107176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               14355251                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26936764                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                224200                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7389989                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3949395                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                38165                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68556846                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52107857                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38354617                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25160879                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                704396                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                569413                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5347025                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11417853                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68556846                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      50833522                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            371833                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1776529                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        371852                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   151078795                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104041388                       # The number of ROB writes
system.cpu2.timesIdled                           4493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.083456                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7206968                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7742480                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           447146                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9872161                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            466837                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         469256                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2419                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13074377                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1565                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1025                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           445526                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9214571                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1392987                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1111821                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11241885                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36135713                       # Number of instructions committed
system.cpu3.commit.committedOps              36690755                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     95189696                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.385449                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.217428                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     79957840     84.00%     84.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7272613      7.64%     91.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3418040      3.59%     95.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2057143      2.16%     97.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       596003      0.63%     98.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       198610      0.21%     98.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       185545      0.19%     98.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       110915      0.12%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1392987      1.46%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     95189696                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              687590                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34299086                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8012497                       # Number of loads committed
system.cpu3.commit.membars                     832570                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       832570      2.27%      2.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27144196     73.98%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             72      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8013522     21.84%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        700299      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36690755                       # Class of committed instruction
system.cpu3.commit.refs                       8713821                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36135713                       # Number of Instructions Simulated
system.cpu3.committedOps                     36690755                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.693137                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.693137                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             66369277                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1750                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6695487                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49651168                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6170746                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23143204                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                445970                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3412                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               725678                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13074377                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  7925669                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     88211397                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                90257                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      52293812                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 895180                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.134346                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8195885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7673805                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.537347                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          96854875                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.547389                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.925669                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                63032055     65.08%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19784938     20.43%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11406590     11.78%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1645438      1.70%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  167471      0.17%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  457918      0.47%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     320      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  359740      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     405      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            96854875                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         463562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              478944                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10899757                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.457345                       # Inst execution rate
system.cpu3.iew.exec_refs                    10712382                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    748866                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                4559690                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10712040                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            348357                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           166879                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              869619                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           47902568                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9963516                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           410783                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44508086                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 83624                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4285521                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                445970                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4394820                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         8209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             350                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2699543                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       168295                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       251290                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        227654                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 33937611                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44099922                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.749195                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25425890                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.453151                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44202703                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58178681                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32469373                       # number of integer regfile writes
system.cpu3.ipc                              0.371314                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.371314                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           833004      1.85%      1.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33239117     74.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  83      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10096888     22.48%     98.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             749681      1.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44918869                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     172709                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.003845                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 162711     94.21%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     94.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  9987      5.78%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   11      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44258574                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         186894695                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44099922                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         59114393                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  46584000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44918869                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1318568                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11211813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            29373                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        206747                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      4888159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     96854875                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.463775                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.977801                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71602551     73.93%     73.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13347816     13.78%     87.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8177662      8.44%     96.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1550774      1.60%     97.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1061081      1.10%     98.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             521995      0.54%     99.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             481617      0.50%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              71626      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              39753      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       96854875                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.461566                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           483446                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           75716                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10712040                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             869619                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    434                       # number of misc regfile reads
system.cpu3.numCycles                        97318437                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    49830683                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               12051383                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26565021                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                178650                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6549226                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2717271                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15549                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             64454042                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              48874987                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           35851826                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 23338362                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                731433                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                445970                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4083059                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9286805                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        64454042                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      50386875                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            350439                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1486407                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        350462                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   141727438                       # The number of ROB reads
system.cpu3.rob.rob_writes                   97574192                       # The number of ROB writes
system.cpu3.timesIdled                           4690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5197544                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1892871                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7660269                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             363185                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                492818                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6443967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12779607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       376950                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       160506                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3206178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2445872                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6734983                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2606378                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6415410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357423                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5978920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2750                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2353                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22628                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6415414                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            98                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19217555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19217555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    434905088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               434905088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3718                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6443243                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6443243    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6443243                       # Request fanout histogram
system.membus.respLayer1.occupancy        33021561807                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15923145126                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                584                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          293                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    73754924.914676                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   160932170.001553                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          293    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    529189500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            293                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    52020810000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21610193000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8593724                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8593724                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8593724                       # number of overall hits
system.cpu2.icache.overall_hits::total        8593724                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5719                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5719                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5719                       # number of overall misses
system.cpu2.icache.overall_misses::total         5719                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    352608997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    352608997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    352608997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    352608997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8599443                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8599443                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8599443                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8599443                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000665                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000665                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61655.708515                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61655.708515                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61655.708515                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61655.708515                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          589                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.083333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5414                       # number of writebacks
system.cpu2.icache.writebacks::total             5414                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          305                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          305                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5414                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5414                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    332064497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    332064497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    332064497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    332064497                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000630                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000630                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000630                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000630                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61334.410233                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61334.410233                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61334.410233                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61334.410233                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5414                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8593724                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8593724                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5719                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5719                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    352608997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    352608997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8599443                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8599443                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000665                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61655.708515                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61655.708515                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          305                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    332064497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    332064497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000630                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000630                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61334.410233                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61334.410233                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8641805                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5446                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1586.816930                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17204300                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17204300                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8956367                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8956367                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8956367                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8956367                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1680694                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1680694                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1680694                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1680694                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 133548994496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 133548994496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 133548994496                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 133548994496                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10637061                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10637061                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10637061                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10637061                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.158004                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.158004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.158004                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.158004                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 79460.624299                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79460.624299                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 79460.624299                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79460.624299                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1947347                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        26786                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            26808                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            295                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.640518                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       609446                       # number of writebacks
system.cpu2.dcache.writebacks::total           609446                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1076305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1076305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1076305                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1076305                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604389                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604389                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53800359999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53800359999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53800359999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53800359999                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056819                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056819                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056819                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056819                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89016.113793                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89016.113793                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89016.113793                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89016.113793                       # average overall mshr miss latency
system.cpu2.dcache.replacements                609446                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8713667                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8713667                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1491893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1491893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 118539418000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 118539418000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10205560                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10205560                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.146184                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.146184                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79455.710296                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79455.710296                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       907339                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       907339                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       584554                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       584554                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52363261000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52363261000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.057278                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057278                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89578.141626                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89578.141626                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       242700                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        242700                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       188801                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       188801                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  15009576496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  15009576496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       431501                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       431501                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.437545                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.437545                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 79499.454431                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79499.454431                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       168966                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       168966                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19835                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19835                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1437098999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1437098999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.045967                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.045967                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 72452.684598                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72452.684598                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       271524                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       271524                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7727                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7727                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    132353000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    132353000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       279251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       279251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.027670                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027670                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17128.639834                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17128.639834                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          167                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7560                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7560                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    115152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    115152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027072                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027072                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15231.746032                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15231.746032                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       278085                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       278085                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          739                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          739                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8550000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8550000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       278824                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       278824                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002650                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002650                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11569.688769                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11569.688769                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          716                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          716                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7920000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7920000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 11061.452514                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11061.452514                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       984000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       984000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       898000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       898000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          287                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            287                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          723                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          723                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12173000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12173000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1010                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1010                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.715842                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.715842                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 16836.791148                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 16836.791148                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          723                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          723                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11450000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11450000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.715842                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.715842                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 15836.791148                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 15836.791148                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.383177                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10122070                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           612101                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.536601                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.383177                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980724                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980724                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23004365                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23004365                       # Number of data accesses
system.cpu3.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    86708083.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   176989018.100949                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       114500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    549168000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48659075000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  24971928000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      7919873                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7919873                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      7919873                       # number of overall hits
system.cpu3.icache.overall_hits::total        7919873                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5796                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5796                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5796                       # number of overall misses
system.cpu3.icache.overall_misses::total         5796                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    382267499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    382267499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    382267499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    382267499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      7925669                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7925669                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      7925669                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7925669                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000731                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000731                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000731                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000731                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65953.674776                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65953.674776                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65953.674776                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65953.674776                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          710                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.615385                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5533                       # number of writebacks
system.cpu3.icache.writebacks::total             5533                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          263                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          263                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5533                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5533                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5533                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5533                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    364401499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    364401499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    364401499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    364401499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000698                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000698                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000698                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000698                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65859.660040                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65859.660040                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65859.660040                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65859.660040                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5533                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      7919873                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7919873                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5796                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5796                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    382267499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    382267499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      7925669                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7925669                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000731                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000731                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65953.674776                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65953.674776                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          263                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5533                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5533                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    364401499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    364401499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000698                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65859.660040                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65859.660040                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            7955722                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5565                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1429.599641                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15856871                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15856871                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8458855                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8458855                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8458855                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8458855                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1622730                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1622730                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1622730                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1622730                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 127771456499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 127771456499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 127771456499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 127771456499                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10081585                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10081585                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10081585                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10081585                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.160960                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.160960                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.160960                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.160960                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 78738.580355                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78738.580355                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 78738.580355                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78738.580355                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       705917                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        21118                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             9437                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            253                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.803115                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.470356                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       539766                       # number of writebacks
system.cpu3.dcache.writebacks::total           539766                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1089317                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1089317                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1089317                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1089317                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       533413                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       533413                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       533413                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       533413                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  44840464000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  44840464000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  44840464000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  44840464000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052910                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052910                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052910                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052910                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84063.313043                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84063.313043                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84063.313043                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84063.313043                       # average overall mshr miss latency
system.cpu3.dcache.replacements                539766                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8224896                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8224896                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1434182                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1434182                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 112430716000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 112430716000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9659078                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9659078                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.148480                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.148480                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 78393.618104                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78393.618104                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       920680                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       920680                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       513502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       513502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43368921500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43368921500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84457.161803                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84457.161803                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       233959                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        233959                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       188548                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       188548                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  15340740499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  15340740499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.446260                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.446260                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 81362.520414                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81362.520414                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       168637                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       168637                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19911                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19911                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1471542500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1471542500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.047126                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047126                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 73906.006730                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73906.006730                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       269057                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       269057                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         9035                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         9035                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    164765500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    164765500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       278092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       278092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.032489                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.032489                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18236.358605                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18236.358605                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          223                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          223                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8812                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8812                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    137386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    137386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031687                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031687                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15590.785293                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15590.785293                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       277258                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       277258                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          472                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          472                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3789500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3789500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       277730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       277730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001699                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001699                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8028.601695                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8028.601695                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          456                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          456                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3386500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3386500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001642                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001642                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7426.535088                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7426.535088                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       640000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       640000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       587000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       587000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          385                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            385                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          640                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          640                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     10435000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     10435000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1025                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1025                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.624390                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.624390                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 16304.687500                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 16304.687500                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          640                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          640                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      9795000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      9795000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.624390                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.624390                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 15304.687500                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 15304.687500                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.806626                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9552061                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           542287                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.614402                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.806626                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962707                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962707                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21819124                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21819124                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 72                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6420819.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9036100.867515                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       146000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     49975000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73399853500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    231149500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9774953                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9774953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9774953                       # number of overall hits
system.cpu0.icache.overall_hits::total        9774953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       311382                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        311382                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       311382                       # number of overall misses
system.cpu0.icache.overall_misses::total       311382                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6991859500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6991859500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6991859500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6991859500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10086335                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10086335                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10086335                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10086335                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030872                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030872                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030872                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030872                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22454.282842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22454.282842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22454.282842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22454.282842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1681                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.694444                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       273418                       # number of writebacks
system.cpu0.icache.writebacks::total           273418                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37943                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37943                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37943                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37943                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       273439                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       273439                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       273439                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       273439                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6072706500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6072706500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6072706500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6072706500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027110                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027110                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027110                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027110                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22208.633370                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22208.633370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22208.633370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22208.633370                       # average overall mshr miss latency
system.cpu0.icache.replacements                273418                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9774953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9774953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       311382                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       311382                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6991859500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6991859500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10086335                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10086335                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030872                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030872                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22454.282842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22454.282842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37943                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37943                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       273439                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       273439                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6072706500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6072706500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22208.633370                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22208.633370                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998327                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10048585                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           273471                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.744609                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998327                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999948                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999948                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20446109                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20446109                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     11096354                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11096354                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     11096354                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11096354                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2294967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2294967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2294967                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2294967                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 161980066164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 161980066164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 161980066164                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 161980066164                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13391321                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13391321                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13391321                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13391321                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.171377                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.171377                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.171377                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.171377                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70580.564411                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70580.564411                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70580.564411                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70580.564411                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8740234                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           135397                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.552641                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.275862                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1135627                       # number of writebacks
system.cpu0.dcache.writebacks::total          1135627                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1170401                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1170401                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1170401                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1170401                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1124566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1124566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1124566                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1124566                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  87635039559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  87635039559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  87635039559                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  87635039559                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083977                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083977                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 77927.875784                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77927.875784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 77927.875784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77927.875784                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1135627                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10254837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10254837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2012226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2012226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 143332422000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 143332422000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12267063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12267063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.164035                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.164035                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71230.777259                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71230.777259                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       933187                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       933187                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1079039                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1079039                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  85204500500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  85204500500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78963.318749                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78963.318749                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       841517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        841517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       282741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       282741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  18647644164                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  18647644164                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.251491                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.251491                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65953.095462                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65953.095462                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       237214                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       237214                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45527                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45527                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2430539059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2430539059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53386.760801                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53386.760801                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       354863                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       354863                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        18244                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18244                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    244106000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    244106000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       373107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       373107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13380.070160                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13380.070160                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6019                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6019                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12225                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12225                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    186039000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    186039000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032765                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032765                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15217.914110                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15217.914110                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       357367                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       357367                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1248                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1248                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     26937000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     26937000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       358615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       358615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003480                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003480                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21584.134615                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21584.134615                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1244                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1244                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     25693000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25693000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003469                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003469                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20653.536977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20653.536977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          849                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          849                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     17645499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     17645499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8817                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8817                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.096291                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.096291                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20783.862191                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20783.862191                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          849                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          849                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     16796499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     16796499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.096291                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.096291                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19783.862191                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19783.862191                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988533                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12957125                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1136724                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.398655                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988533                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999642                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29400412                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29400412                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              243298                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              418449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              241886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              201759                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              202606                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1314693                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             243298                       # number of overall hits
system.l2.overall_hits::.cpu0.data             418449                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2194                       # number of overall hits
system.l2.overall_hits::.cpu1.data             241886                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2317                       # number of overall hits
system.l2.overall_hits::.cpu2.data             201759                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2184                       # number of overall hits
system.l2.overall_hits::.cpu3.data             202606                       # number of overall hits
system.l2.overall_hits::total                 1314693                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            716241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3153                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494927                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            407814                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            337417                       # number of demand (read+write) misses
system.l2.demand_misses::total                1996121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30123                       # number of overall misses
system.l2.overall_misses::.cpu0.data           716241                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3153                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494927                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3097                       # number of overall misses
system.l2.overall_misses::.cpu2.data           407814                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3349                       # number of overall misses
system.l2.overall_misses::.cpu3.data           337417                       # number of overall misses
system.l2.overall_misses::total               1996121                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2625361493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  80414463933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    293121998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  59940897389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    296043996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  49995486057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    329160474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  41237050748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     235131586088                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2625361493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  80414463933                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    293121998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  59940897389                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    296043996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  49995486057                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    329160474                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  41237050748                       # number of overall miss cycles
system.l2.overall_miss_latency::total    235131586088                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          273421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1134690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          736813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          609573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          540023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310814                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         273421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1134690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         736813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         609573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         540023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310814                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.110171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.631222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.589676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.671713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.572035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.669016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.605277                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.624820                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.602909                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.110171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.631222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.589676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.671713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.572035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.669016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.605277                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.624820                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.602909                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87154.715433                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112272.913632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92966.063432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121110.582751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95590.570229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122593.844392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98286.197074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122213.909637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117794.255002                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87154.715433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112272.913632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92966.063432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121110.582751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95590.570229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122593.844392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98286.197074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122213.909637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117794.255002                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2938280                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    191081                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.377144                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3918042                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              357423                       # number of writebacks
system.l2.writebacks::total                    357423                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          38049                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            586                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          19202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          19026                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               99557                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         38049                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           586                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         19202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         19026                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              99557                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       678192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       473620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       388612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       318391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1896564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       678192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       473620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       388612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       318391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4638171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6534735                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2315665495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  70900231630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    216928498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53556861550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    231486496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  44607921569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    267247975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  36510050787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208606394000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2315665495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  70900231630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    216928498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53556861550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    231486496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  44607921569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    267247975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  36510050787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 457054441893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 665660835893                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.597689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.444548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.642795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.463798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.637515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.527020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.589588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.572839                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.597689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.444548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.642795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.463798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.637515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.527020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.589588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.973755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77330.622642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104543.007924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91261.463189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113079.814091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92188.966945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114787.812957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91648.825446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114670.486248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109991.750344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77330.622642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104543.007924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91261.463189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113079.814091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92188.966945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114787.812957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91648.825446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114670.486248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98541.955847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101865.008435                       # average overall mshr miss latency
system.l2.replacements                        8824258                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       464798                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           464798                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       464798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       464798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2642455                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2642455                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2642455                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2642455                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4638171                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4638171                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 457054441893                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 457054441893                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98541.955847                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98541.955847                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             127                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  305                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                397                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      6599500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       934500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       844500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8498500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          387                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          129                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              702                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.671835                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.418605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.582524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.277108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.565527                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25382.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17305.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data        14075                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5217.391304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21406.801008                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          260                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           397                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5212500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1090500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1204500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       465000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7972500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.671835                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.418605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.582524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.277108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.565527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20048.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20194.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20075                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20217.391304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20081.863980                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           174                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                387                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          700                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1045                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     10560497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2022000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2788999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       652500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16023996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          874                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          261                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1432                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800915                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.710843                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.693487                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.351145                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.729749                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15086.424286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17135.593220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15408.834254                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14184.782609                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15333.967464                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          700                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          118                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          181                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1045                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14128499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2369999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3612500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       916000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21026998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800915                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.710843                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.693487                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.351145                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.729749                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20183.570000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20084.737288                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19958.563536                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19913.043478                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20121.529187                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            24587                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8949                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8825                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51240                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          10699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          10750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          10738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2036459408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1304440410                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1306653891                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1340940420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5988494129                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.451587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.544534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.549170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.547382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.505754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100585.765485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121921.713244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121549.199163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 124878.042466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114212.311502                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8994                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6975                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         7055                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6998                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            30022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         3695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         3740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1093265953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    552536455                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    555409445                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    570213961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2771425814                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.250976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.189536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.188761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.190651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.216170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97161.922592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 148371.765575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 150313.787551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 152463.625936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123663.639017                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        243298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             249993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2625361493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    293121998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    296043996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    329160474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3543687961                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       273421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         289715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.110171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.589676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.572035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.605277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.137107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87154.715433                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92966.063432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95590.570229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98286.197074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89212.223982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          776                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          586                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1973                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29945                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2315665495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    216928498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    231486496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    267247975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3031328464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.444548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.463798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.527020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.130297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77330.622642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91261.463189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92188.966945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91648.825446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80302.218973                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       393862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       232937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       192934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       193727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1013460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       695995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       484228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       397064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       326679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1903966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78378004525                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  58636456979                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48688832166                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  39896110328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225599403998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1089857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       717165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       520406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2917426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.638611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.675197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.672992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.627739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.652618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112612.884468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121092.660852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122622.126826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122126.339091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118489.197810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29055                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14332                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        12147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        12028                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        67562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       666940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       469896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       384917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       314651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1836404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69806965677                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53004325095                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44052512124                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  35939836826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 202803639722                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.611952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.655213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.652404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.604626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.629460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104667.534826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112800.119803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114446.782356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114221.269998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110435.198204                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          102                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               156                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          205                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             283                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7260491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       791994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1215487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       475994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9743966                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          307                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           439                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.667752                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.534884                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.725490                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.473684                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.644647                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35417.029268                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34434.521739                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data        32851                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 26444.111111                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34430.975265                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          186                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1043498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       243500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       453499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       206000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1946497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.172638                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.279070                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.431373                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.263158                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.220957                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19688.641509                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20291.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20613.590909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20066.979381                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999852                       # Cycle average of tags in use
system.l2.tags.total_refs                    10861724                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8824663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.230837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.229490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.190071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.132417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.702899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.113940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.029715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.758474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.783495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.284836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.111444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.033030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.027476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.480992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60189935                       # Number of tag accesses
system.l2.tags.data_accesses                 60189935                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1916544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      43427584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        152128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30322368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        160704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      24883328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        186624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      20384768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    290595968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          412030016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1916544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       152128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       160704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       186624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2416000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22875072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22875072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         678556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         473787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         388802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         318512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4540562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6437969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       357423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             357423                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         26029036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        589800250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2066086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        411815224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2182559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        337946340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2534585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        276850337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3946652309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5595876726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     26029036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2066086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2182559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2534585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32812265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      310671742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310671742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      310671742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        26029036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       589800250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2066086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       411815224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2182559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       337946340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2534585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       276850337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3946652309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5906548468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    351430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    665872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    472337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    386873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    316793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4532203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000495213250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21518                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21518                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8168710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             332616                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6437973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357423                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6437973                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5993                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            333076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            303696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            331480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            330474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            324423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            572129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            550829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            484069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            465683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            528904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           504701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           449730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           307172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           293056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           291312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           341093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 322782911601                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32059135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            443004667851                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50341.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69091.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5235634                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319398                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6437973                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  341117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  398833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  328562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  309664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  281933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  265664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  250614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  239874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  229108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  236491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 452828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1336609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 976007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 249772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 197340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 151727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  99596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     31                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1208232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.251038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.393126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.351536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       226867     18.78%     18.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       376921     31.20%     49.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       142218     11.77%     61.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       105042      8.69%     70.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99990      8.28%     78.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72025      5.96%     84.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35008      2.90%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19255      1.59%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130906     10.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1208232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     297.975509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    394.160720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9951     46.25%     46.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         2881     13.39%     59.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2444     11.36%     70.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2280     10.60%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         1496      6.95%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          813      3.78%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          388      1.80%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          249      1.16%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          173      0.80%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          131      0.61%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          126      0.59%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          127      0.59%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           91      0.42%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           73      0.34%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           68      0.32%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           39      0.18%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      0.15%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           25      0.12%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           23      0.11%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           25      0.12%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           18      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           14      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           18      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21518                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18766     87.21%     87.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              402      1.87%     89.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1377      6.40%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              526      2.44%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              204      0.95%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              100      0.46%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               61      0.28%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21518                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              410356928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1673344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22491456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               412030272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22875072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5573.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       305.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5595.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    310.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73630991000                       # Total gap between requests
system.mem_ctrls.avgGap                      10835.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1916480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     42615808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       152128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30229568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       160704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     24759872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       186624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     20274752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    290060992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22491456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 26028166.423320349306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 578775329.191156029701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2066086.210994572379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 410554885.419664859772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2182558.887592499610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 336269655.324401855469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2534584.514623547904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 275356183.861844182014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3939386673.844439983368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 305461763.165171086788                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       678556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       473787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       388802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       318512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4540565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       357423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1076070484                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42788321903                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    116700557                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33812320619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    125507141                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28410305660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    144616859                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23243446368                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 313287378260                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1958748225716                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35932.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63057.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49095.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71366.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49982.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     73071.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49594.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72975.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68997.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5480196.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4416932520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2347674285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22716988140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          946636560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5812650480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33233629980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        288090720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        69762602685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        947.462344                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    473892048                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2458820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70698290952                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4209786840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2237566155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23063420940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          887822820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5812650480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32923809330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        548992320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        69684048885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        946.395486                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1156957453                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2458820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70015225547                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                660                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          331                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50644306.646526                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   124164052.787811                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       113000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    529167000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            331                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56867737500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  16763265500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8922674                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8922674                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8922674                       # number of overall hits
system.cpu1.icache.overall_hits::total        8922674                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5623                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5623                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5623                       # number of overall misses
system.cpu1.icache.overall_misses::total         5623                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    346468500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    346468500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    346468500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    346468500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8928297                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8928297                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8928297                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8928297                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000630                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000630                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000630                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000630                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61616.308021                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61616.308021                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61616.308021                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61616.308021                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5347                       # number of writebacks
system.cpu1.icache.writebacks::total             5347                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          276                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          276                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5347                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5347                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5347                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5347                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    327816500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    327816500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    327816500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    327816500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000599                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000599                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000599                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000599                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61308.490742                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61308.490742                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61308.490742                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61308.490742                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5347                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8922674                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8922674                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5623                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5623                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    346468500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    346468500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8928297                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8928297                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000630                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000630                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61616.308021                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61616.308021                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          276                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5347                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5347                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    327816500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    327816500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61308.490742                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61308.490742                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9000274                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5379                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1673.224391                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17861941                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17861941                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9394325                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9394325                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9394325                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9394325                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1764710                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1764710                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1764710                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1764710                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 139261197992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 139261197992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 139261197992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 139261197992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11159035                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11159035                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11159035                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11159035                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158142                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78914.494728                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78914.494728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78914.494728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78914.494728                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3584199                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9864                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            50688                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            126                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.710997                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       736635                       # number of writebacks
system.cpu1.dcache.writebacks::total           736635                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1034087                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1034087                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1034087                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1034087                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       730623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       730623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       730623                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       730623                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  64460960498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  64460960498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  64460960498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  64460960498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.065474                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.065474                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.065474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.065474                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88227.390183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88227.390183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88227.390183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88227.390183                       # average overall mshr miss latency
system.cpu1.dcache.replacements                736635                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9146973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9146973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1576777                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1576777                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 124276871500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 124276871500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10723750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10723750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78817.024538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78817.024538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       866037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       866037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       710740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       710740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63025348500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63025348500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.066277                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.066277                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88675.673945                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88675.673945                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       247352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        247352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       187933                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       187933                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  14984326492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14984326492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.431747                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.431747                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79732.279546                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79732.279546                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       168050                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       168050                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1435611998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1435611998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045678                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045678                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72202.987376                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72202.987376                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       302051                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       302051                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9077                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9077                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    148891000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    148891000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       311128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       311128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.029174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.029174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16403.106753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16403.106753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8913                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8913                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    127448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    127448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028647                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028647                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14299.113654                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14299.113654                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       310056                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       310056                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          604                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          604                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5733500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5733500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       310660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       310660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001944                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001944                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9492.549669                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9492.549669                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          577                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          577                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5270500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5270500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9134.315425                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9134.315425                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1315500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1315500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          292                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            292                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          792                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          792                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     11522000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     11522000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1084                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1084                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.730627                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.730627                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14547.979798                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14547.979798                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          792                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          792                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     10730000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     10730000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.730627                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.730627                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13547.979798                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13547.979798                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.430609                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10749911                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           739742                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.531973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.430609                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982207                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982207                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24303528                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24303528                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73631003000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3214876                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2846388                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8466835                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7407715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3043                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2740                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5783                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104903                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        289734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2925144                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          439                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       820278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3410769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2214698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1832835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1623366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9950828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     34997632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    145300288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       684416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94300672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       692992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78017216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       708224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69106496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423807936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16244842                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23465152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19614137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.178176                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.507630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16778844     85.54%     85.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2515964     12.83%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  70677      0.36%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 157155      0.80%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  91497      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19614137                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6724961239                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         920624090                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8420714                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         815453305                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8520958                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1708516105                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         410302207                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1112423762                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8408541                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
