;redcode
;assert 1
	SPL 0, -1
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 11, @2
	SLT 11, @2
	MOV #0, 20
	SUB @0, @-12
	SUB @-127, 100
	ADD 940, 60
	DJN 0, <-2
	ADD #270, <1
	ADD #270, <1
	SUB -700, -600
	SUB -700, -600
	SUB @-127, 100
	ADD <170, 60
	SUB @127, 106
	CMP -7, @-20
	MOV -7, @-20
	SUB @127, 106
	SUB @0, <-52
	ADD #170, 60
	SUB -700, -600
	CMP 10, 60
	ADD 11, 20
	SUB @127, 106
	MOV -7, @-20
	SUB @0, @80
	JMP -1, @-20
	CMP @127, @156
	DJN 100, -100
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @117, 106
	SUB -700, -600
	SUB -700, -600
	MOV -1, <-20
	SUB @0, @-2
	CMP @-127, 100
	CMP @121, 106
	CMP @121, 106
	CMP -207, <-120
	SLT 170, 60
	MOV -7, <-20
	SPL 0, -1
	SUB #72, @200
	SUB #72, @200
	MOV -7, <-20
	SLT 11, @2
