network flow base simultan retim slack budget low power design bei sheqin dong yuchun tao lin song chen satoshi goto depart comput scienc technolog tsinghua univers beij china graduat school waseda univers kitakyushu japan email mail dongsq mail abstract low power design requir cmos technolog enter nanomet era time budget perform slow compon time slack appli reduc power consumpt maintain perform design retim procedur involv reloc flip flop ffs logic gate achiev faster clock speed paper retim slack budget problem formul convex cost dual network flow problem theoret analysi experiment effici approach reduc power consumpt speedup previous work introduct time constraint design low power design requir cmos technolog enter nanomet era hand devic trend small silicon area time clock frequenc push higher effect time optim scheme retim procedur involv reloc flip flop ffs logic gate achiev faster clock period hand tackl tremend growth design complex time budget perform relax time project http onlin pearson hall prentic applic rithm algo theori flow network aspdac confer autom design pacif south asia ieee acm domain skew prescrib pad delay schedul skew clock zhou lin glsvlsi vlsi sium sympo lake great acm posit shifter level consid ning floorplan driven island voltag chen goto dong iccad design aid comput confer tional interna ieee acm floorplan driven msv constraint time optim power base flow network young iccad design aid comput confer intern ieee acm flow network base circuit general insert buffer algorithm effici zhou chen sci manag problem flow network dual integ cost convex solv orlin hochbaum ahuja aspdac confer autom design pacif south asia ieee acm optim circuit synchron retim budget slack simultan wang hong liu europ test autom design confer flow network cost convex base relax delay driven closur design zhou xie lin dac confer autom design ieee acm reduct power fpga vdd dual 