<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RCE-GEN3-FW-LIB: xilinx/UltraScale/general/rtl/ClockManagerUltraScale.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RCE-GEN3-FW-LIB
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ClockManagerUltraScale_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ClockManagerUltraScale.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ClockManagerUltraScale_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : ClockManagerUltraScale.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2015-07-09</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2016-08-24</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: A wrapper over MMCM/PLL to avoid coregen use.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classIprog.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a598da929e807d58939b47499e8bc9fa8">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classIprog.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_unsigned.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a0f5ecc6613f63d07f7963a97b1b26095">   21</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classIprog.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_arith.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a962f1c6a2adaac3e10a6f7fa3d111e01">   23</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">unisim</span>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#aa1cb22e959d47364391e5eb4ef86927c">   24</a></span>&#160;<span class="vhdlkeyword">use </span>unisim.vcomponents.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   26</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#af98a1f0df20cf0e5f0fdb9f5999ad782">   27</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLitePkg.html">AxiLitePkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword"> --! @ingroup xilinx_UltraScale_general</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html">   31</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classClockManagerUltraScale.html">ClockManagerUltraScale</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a67a837684e4f18c2d236ac1d053b419b">   33</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>                  <span class="vhdlchar">:</span> <span class="comment">time</span>                             <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">   34</a></span>&#160;      <span class="keywordflow">TYPE</span><span class="vhdlchar">_G</span>                 <span class="vhdlchar">:</span> <span class="comment">string</span>                           <span class="vhdlchar">:=</span> <span class="keyword">&quot;MMCM&quot;</span>;<span class="keyword">  -- or &quot;PLL&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a6d349927f6dd48c473b2872ac2cf2813">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a6d349927f6dd48c473b2872ac2cf2813">INPUT_BUFG_G</a></span>           <span class="vhdlchar">:</span> <span class="comment">boolean</span>                          <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#af6115f7db7dde302caa5a313c4c49868">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#af6115f7db7dde302caa5a313c4c49868">FB_BUFG_G</a></span>              <span class="vhdlchar">:</span> <span class="comment">boolean</span>                          <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#aeb474c505cf5b10508942af2538b9f5a">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#aeb474c505cf5b10508942af2538b9f5a">RST_IN_POLARITY_G</a></span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword">     -- &#39;0&#39; for active low</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">NUM_CLOCKS_G</a></span>           <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">7</span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a8356101c711508ef98fa0822c2d858dc">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a8356101c711508ef98fa0822c2d858dc">AXI_ERROR_RESP_G</a></span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>                  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AXI_RESP_DECERR_C</a></span>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">      -- MMCM attributes</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ad8556b28a136063657292bfe22943d75">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ad8556b28a136063657292bfe22943d75">BANDWIDTH_G</a></span>            <span class="vhdlchar">:</span> <span class="comment">string</span>                           <span class="vhdlchar">:=</span> <span class="keyword">&quot;OPTIMIZED&quot;</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a8e5add9d445bcb9f9ae5cf39b8d3d61d">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a8e5add9d445bcb9f9ae5cf39b8d3d61d">CLKIN_PERIOD_G</a></span>         <span class="vhdlchar">:</span> <span class="comment">real</span>                             <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span>.<span class="vhdllogic">0</span>;<span class="keyword">    -- Input period in ns );</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a2f12280fbc3be1205268fe97afe2cfa5">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a2f12280fbc3be1205268fe97afe2cfa5">DIVCLK_DIVIDE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">106</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#accb260dce7306c9dbeb206804ff8d5f2">   44</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#accb260dce7306c9dbeb206804ff8d5f2">CLKFBOUT_MULT_F_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>.<span class="vhdllogic">0</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a879e8e77947b8b113ac05c07b39b5fd0">   45</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a879e8e77947b8b113ac05c07b39b5fd0">CLKFBOUT_MULT_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a74ae966c401adea1dbce1122f1cfb937">   46</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a74ae966c401adea1dbce1122f1cfb937">CLKOUT0_DIVIDE_F_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>.<span class="vhdllogic">0</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#aaed14640de1c6cfb7cab228cd7afe5e1">   47</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#aaed14640de1c6cfb7cab228cd7afe5e1">CLKOUT0_DIVIDE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a0dfb1b08086852c3345d9dfe65712c7a">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a0dfb1b08086852c3345d9dfe65712c7a">CLKOUT1_DIVIDE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a4e4b5d05ec3f3b8fe0c764c1dcce4791">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a4e4b5d05ec3f3b8fe0c764c1dcce4791">CLKOUT2_DIVIDE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#accf9c88ed95b802b6478ee041bea148c">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#accf9c88ed95b802b6478ee041bea148c">CLKOUT3_DIVIDE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a5c173f97e401d9aa425ae3cdde530bee">   51</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a5c173f97e401d9aa425ae3cdde530bee">CLKOUT4_DIVIDE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a12dc077f0b36c11693aa51dff5f6553f">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a12dc077f0b36c11693aa51dff5f6553f">CLKOUT5_DIVIDE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a2d450475ec243a703230ef913ca17c2c">   53</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a2d450475ec243a703230ef913ca17c2c">CLKOUT6_DIVIDE_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a10d9b80d3533459be7c957efa68f5a30">   54</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a10d9b80d3533459be7c957efa68f5a30">CLKOUT0_PHASE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span>       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#adecb8f6342d09f06b5d0c2334c3f6828">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#adecb8f6342d09f06b5d0c2334c3f6828">CLKOUT1_PHASE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span>       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a16063b105832b414baf7f67bea9b1d34">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a16063b105832b414baf7f67bea9b1d34">CLKOUT2_PHASE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span>       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#af03148bf7a77d3b3c284d976d597744e">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#af03148bf7a77d3b3c284d976d597744e">CLKOUT3_PHASE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span>       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a6f2b70ac4193e598df5d40a5d609068d">   58</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a6f2b70ac4193e598df5d40a5d609068d">CLKOUT4_PHASE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span>       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ae863135bcd6ab776330e39593c9d0944">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ae863135bcd6ab776330e39593c9d0944">CLKOUT5_PHASE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span>       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ab32573302940204ce3543a4195c12c59">   60</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ab32573302940204ce3543a4195c12c59">CLKOUT6_PHASE_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">360</span>.<span class="vhdllogic">0</span>       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">0</span>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a28625fc198d05b5019ea83ed3e4b6751">   61</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a28625fc198d05b5019ea83ed3e4b6751">CLKOUT0_DUTY_CYCLE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">01</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">99</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">5</span>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ae935406c48468aec59e7da636884c951">   62</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ae935406c48468aec59e7da636884c951">CLKOUT1_DUTY_CYCLE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">01</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">99</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">5</span>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ae7307a00ad640be849d421a6028e2c87">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ae7307a00ad640be849d421a6028e2c87">CLKOUT2_DUTY_CYCLE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">01</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">99</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">5</span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a96022bdd24ba8ec1a9e69c6cd3edc020">   64</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a96022bdd24ba8ec1a9e69c6cd3edc020">CLKOUT3_DUTY_CYCLE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">01</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">99</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">5</span>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a1f316da9b750c7c1d8f650b6a924cccf">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a1f316da9b750c7c1d8f650b6a924cccf">CLKOUT4_DUTY_CYCLE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">01</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">99</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">5</span>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a36bdf2213f65e4e5ed26d33660cd79c9">   66</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a36bdf2213f65e4e5ed26d33660cd79c9">CLKOUT5_DUTY_CYCLE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">01</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">99</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">5</span>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a3830ca91a9358f69e22fa3743e50daa9">   67</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a3830ca91a9358f69e22fa3743e50daa9">CLKOUT6_DUTY_CYCLE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">01</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">99</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">5</span>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a14e4cac74d91b2cf3068d1d2d25e532b">   68</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a14e4cac74d91b2cf3068d1d2d25e532b">CLKOUT0_RST_HOLD_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">positive</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a03ecb72b5cb8838eddec0f0d24702561">   69</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a03ecb72b5cb8838eddec0f0d24702561">CLKOUT1_RST_HOLD_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">positive</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#afefcfeb2f96b932876576eff79457565">   70</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#afefcfeb2f96b932876576eff79457565">CLKOUT2_RST_HOLD_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">positive</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a9a9fb35d4994d751134454ac853b721b">   71</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a9a9fb35d4994d751134454ac853b721b">CLKOUT3_RST_HOLD_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">positive</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ac08b1a4ba1a481e3329de4c8b4865577">   72</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ac08b1a4ba1a481e3329de4c8b4865577">CLKOUT4_RST_HOLD_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">positive</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a69acd3e441b5f24ef3eee14bca3d5ba6">   73</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a69acd3e441b5f24ef3eee14bca3d5ba6">CLKOUT5_RST_HOLD_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">positive</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a70b9866de2b8926f50fcc504c744e92d">   74</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a70b9866de2b8926f50fcc504c744e92d">CLKOUT6_RST_HOLD_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">positive</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ac48a953d0e2de6b29c3968ee79d119e0">   75</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ac48a953d0e2de6b29c3968ee79d119e0">CLKOUT0_RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ae6b1ab0fc3a6166c886964a6d840c5a7">   76</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ae6b1ab0fc3a6166c886964a6d840c5a7">CLKOUT1_RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a6d99bf3ecf81fb1cb0ec0dc7a81a1e3e">   77</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a6d99bf3ecf81fb1cb0ec0dc7a81a1e3e">CLKOUT2_RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a1b56f4494e80d9c5d2506d7e626e573e">   78</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a1b56f4494e80d9c5d2506d7e626e573e">CLKOUT3_RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a93097a2c4bc6ba87476e0a87187ec244">   79</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a93097a2c4bc6ba87476e0a87187ec244">CLKOUT4_RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#ac898cbbea7d65115e02e913f73bea12d">   80</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ac898cbbea7d65115e02e913f73bea12d">CLKOUT5_RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#af3be329b96e03ba96fff88f549611278">   81</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#af3be329b96e03ba96fff88f549611278">CLKOUT6_RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#acf3ce0f65965e74ee2cd8743dad23f61">   83</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#acf3ce0f65965e74ee2cd8743dad23f61">clkIn</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a9344e7ea1ac6c82d706ec8802ed1ebb7">   84</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a9344e7ea1ac6c82d706ec8802ed1ebb7">rstIn</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a5f0d9c44a3fe66c23005b89c893dd7a6">   85</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a5f0d9c44a3fe66c23005b89c893dd7a6">clkOut</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">NUM_CLOCKS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#aa26e0a8c8ef0006bb2d77e9c47a79713">   86</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#aa26e0a8c8ef0006bb2d77e9c47a79713">rstOut</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">NUM_CLOCKS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a70b11b0ba45996843099f091eacf0a86">   87</a></span>&#160;      locked          : <span class="keywordflow">out</span> sl;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">      -- AXI-Lite Interface </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a86db10f54a9c33e8d57906c86bfb4215">   89</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a86db10f54a9c33e8d57906c86bfb4215">axilClk</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a8d3281f98c411a9bde09f737156b08ce">   90</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a8d3281f98c411a9bde09f737156b08ce">axilRst</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#acd3440bbc91f595e14ebb565ef1e05c4">   91</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#acd3440bbc91f595e14ebb565ef1e05c4">axilReadMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLiteReadMasterType</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9e56ae5f5c4c3bd77e223c3272593c5b">AXI_LITE_READ_MASTER_INIT_C</a></span>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a22f8db74a5a4c77e7e2767279ca36e7f">   92</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a86f0292469878d2c30a2994fabb3cee4">   93</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a86f0292469878d2c30a2994fabb3cee4">axilWriteMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLiteWriteMasterType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a3a850ed524f7f96ea6271e4d65473f36">AXI_LITE_WRITE_MASTER_INIT_C</a></span>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classClockManagerUltraScale.html#a80e5574c28ce6fd06510648d63787843">   94</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span><span class="vhdlchar">)</span>;      </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">entity</span> <span class="vhdlchar">ClockManagerUltraScale</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classClockManagerUltraScale.html">ClockManagerUltraScale</a> is</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RST_HOLD_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#af85bb328ad62b0ba87a74ece10d4e373">IntegerArray</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a14e4cac74d91b2cf3068d1d2d25e532b">CLKOUT0_RST_HOLD_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a03ecb72b5cb8838eddec0f0d24702561">CLKOUT1_RST_HOLD_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#afefcfeb2f96b932876576eff79457565">CLKOUT2_RST_HOLD_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a9a9fb35d4994d751134454ac853b721b">CLKOUT3_RST_HOLD_G</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ac08b1a4ba1a481e3329de4c8b4865577">CLKOUT4_RST_HOLD_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a69acd3e441b5f24ef3eee14bca3d5ba6">CLKOUT5_RST_HOLD_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a70b9866de2b8926f50fcc504c744e92d">CLKOUT6_RST_HOLD_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RST_POLARITY_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ac48a953d0e2de6b29c3968ee79d119e0">CLKOUT0_RST_POLARITY_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ae6b1ab0fc3a6166c886964a6d840c5a7">CLKOUT1_RST_POLARITY_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a6d99bf3ecf81fb1cb0ec0dc7a81a1e3e">CLKOUT2_RST_POLARITY_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a1b56f4494e80d9c5d2506d7e626e573e">CLKOUT3_RST_POLARITY_G</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a93097a2c4bc6ba87476e0a87187ec244">CLKOUT4_RST_POLARITY_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ac898cbbea7d65115e02e913f73bea12d">CLKOUT5_RST_POLARITY_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#af3be329b96e03ba96fff88f549611278">CLKOUT6_RST_POLARITY_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">CLKOUT0_DIVIDE_F_C</span> <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a74ae966c401adea1dbce1122f1cfb937">CLKOUT0_DIVIDE_F_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>.<span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="comment">real</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#aaed14640de1c6cfb7cab228cd7afe5e1">CLKOUT0_DIVIDE_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a74ae966c401adea1dbce1122f1cfb937">CLKOUT0_DIVIDE_F_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">CLKFBOUT_MULT_F_C</span>  <span class="vhdlchar">:</span> <span class="comment">real</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#accb260dce7306c9dbeb206804ff8d5f2">CLKFBOUT_MULT_F_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>.<span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="comment">real</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a879e8e77947b8b113ac05c07b39b5fd0">CLKFBOUT_MULT_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#accb260dce7306c9dbeb206804ff8d5f2">CLKFBOUT_MULT_F_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rstInLoc</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">clkInLoc</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">lockedLoc</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">clkOutMmcm</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">6</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">clkOutLoc</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">6</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">clkFbOut</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">clkFbIn</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">drpRdy</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">drpEn</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">drpWe</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">drpAddr</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">6</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">drpDi</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">drpDo</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar">keep_hierarchy</span>        <span class="vhdlchar">:</span> <span class="comment">string</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar">keep_hierarchy</span> <span class="keywordflow">of</span> <span class="vhdlchar">rtl</span> <span class="vhdlchar">:</span> <span class="keywordflow">architecture</span> <span class="keywordflow">is</span> <span class="keyword">&quot;yes&quot;</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;   </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">TYPE_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;MMCM&quot;</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">TYPE_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;PLL&quot;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">NUM_CLOCKS_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;ClockManager7: Cannot have 2 clocks if TYPE_G is PLL&quot;</span> <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;   <span class="keywordflow">assert</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">TYPE_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;MMCM&quot;</span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">TYPE_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;PLL&quot;</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;ClockManger7: TYPE_G must be either MMCM or PLL&quot;</span> <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;   </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;   <span class="vhdlchar">rstInLoc</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a9344e7ea1ac6c82d706ec8802ed1ebb7">rstIn</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#aeb474c505cf5b10508942af2538b9f5a">RST_IN_POLARITY_G</a></span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;   U_AxiLiteToDrp : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiLiteToDrp.html">AxiLiteToDrp</a></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>            =&gt; <a class="code" href="classClockManagerUltraScale.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a8356101c711508ef98fa0822c2d858dc">AXI_ERROR_RESP_G</a> =&gt; <a class="code" href="classClockManagerUltraScale.html#a8356101c711508ef98fa0822c2d858dc">AXI_ERROR_RESP_G</a>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a762b446ddef001083e8cfc52dc38385f">COMMON_CLK_G</a>     =&gt; true,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#ae70b94447e37fd2eaeac9308bfc0a061">EN_ARBITRATION_G</a> =&gt; false,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a3e58d5da6355f2560d494c28bb5d1b34">TIMEOUT_G</a>        =&gt; <span class="vhdllogic">4096</span>,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a357ac8b2800c5af5a9a37fab441d1860">ADDR_WIDTH_G</a>     =&gt; <span class="vhdllogic">7</span>,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a17672ec41a9cdbac91bbf00fe1fb4d8b">DATA_WIDTH_G</a>     =&gt; <span class="vhdllogic">16</span><span class="vhdlchar">)</span>      </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">         -- AXI-Lite Port</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>         =&gt; <a class="code" href="classClockManagerUltraScale.html#a86db10f54a9c33e8d57906c86bfb4215">axilClk</a>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>         =&gt; <a class="code" href="classClockManagerUltraScale.html#a8d3281f98c411a9bde09f737156b08ce">axilRst</a>,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#aada3e73ee8db4190524295bfa4dff085">axilReadMaster</a>  =&gt; <a class="code" href="classClockManagerUltraScale.html#acd3440bbc91f595e14ebb565ef1e05c4">axilReadMaster</a>,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a>   =&gt; <a class="code" href="classClockManagerUltraScale.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a>,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a8cc88283087926e934bb67651263b053">axilWriteMaster</a> =&gt; <a class="code" href="classClockManagerUltraScale.html#a86f0292469878d2c30a2994fabb3cee4">axilWriteMaster</a>,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a>  =&gt; <a class="code" href="classClockManagerUltraScale.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a>,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">         -- DRP Interface</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a03373cccd6ab24f8c86fe27f4dd580fa">drpClk</a>          =&gt; <a class="code" href="classClockManagerUltraScale.html#a86db10f54a9c33e8d57906c86bfb4215">axilClk</a>,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#ad7ca4f94de6b76fd29bea205c800a1f2">drpRst</a>          =&gt; <a class="code" href="classClockManagerUltraScale.html#a8d3281f98c411a9bde09f737156b08ce">axilRst</a>,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a24bc2e94ffb988fcbca293621c089302">drpRdy</a>          =&gt; drpRdy,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#ae58db71d8dc13110c4e8e73f2a4cb645">drpEn</a>           =&gt; drpEn,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a7b922426f68604ef9f18e720792c4eb0">drpWe</a>           =&gt; drpWe,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a7dc0c25e2e884e588276cf1a3e5ba15a">drpAddr</a>         =&gt; drpAddr,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#aebed827334e8b9930b32a19fdae60e1e">drpDi</a>           =&gt; drpDi,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;         <a class="code" href="classAxiLiteToDrp.html#a7f8e9d9d5eea54966001ee5878b310e7">drpDo</a>           =&gt; drpDo<span class="vhdlchar">)</span>;    </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;   <span class="vhdlchar">MmcmGen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">TYPE_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;MMCM&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      U_Mmcm : MMCME3_ADV</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            BANDWIDTH          =&gt; <a class="code" href="classClockManagerUltraScale.html#ad8556b28a136063657292bfe22943d75">BANDWIDTH_G</a>,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            CLKOUT4_CASCADE    =&gt; <span class="keyword">&quot;FALSE&quot;</span>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            STARTUP_WAIT       =&gt; <span class="keyword">&quot;FALSE&quot;</span>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            CLKIN1_PERIOD      =&gt; <a class="code" href="classClockManagerUltraScale.html#a8e5add9d445bcb9f9ae5cf39b8d3d61d">CLKIN_PERIOD_G</a>,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            DIVCLK_DIVIDE      =&gt; <a class="code" href="classClockManagerUltraScale.html#a2f12280fbc3be1205268fe97afe2cfa5">DIVCLK_DIVIDE_G</a>,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            CLKFBOUT_MULT_F    =&gt; CLKFBOUT_MULT_F_C,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            CLKOUT0_DIVIDE_F   =&gt; CLKOUT0_DIVIDE_F_C,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            CLKOUT1_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#a0dfb1b08086852c3345d9dfe65712c7a">CLKOUT1_DIVIDE_G</a>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            CLKOUT2_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#a4e4b5d05ec3f3b8fe0c764c1dcce4791">CLKOUT2_DIVIDE_G</a>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            CLKOUT3_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#accf9c88ed95b802b6478ee041bea148c">CLKOUT3_DIVIDE_G</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            CLKOUT4_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#a5c173f97e401d9aa425ae3cdde530bee">CLKOUT4_DIVIDE_G</a>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            CLKOUT5_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#a12dc077f0b36c11693aa51dff5f6553f">CLKOUT5_DIVIDE_G</a>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            CLKOUT6_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#a2d450475ec243a703230ef913ca17c2c">CLKOUT6_DIVIDE_G</a>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            CLKOUT0_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#a10d9b80d3533459be7c957efa68f5a30">CLKOUT0_PHASE_G</a>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            CLKOUT1_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#adecb8f6342d09f06b5d0c2334c3f6828">CLKOUT1_PHASE_G</a>,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            CLKOUT2_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#a16063b105832b414baf7f67bea9b1d34">CLKOUT2_PHASE_G</a>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            CLKOUT3_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#af03148bf7a77d3b3c284d976d597744e">CLKOUT3_PHASE_G</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            CLKOUT4_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#a6f2b70ac4193e598df5d40a5d609068d">CLKOUT4_PHASE_G</a>,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            CLKOUT5_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#ae863135bcd6ab776330e39593c9d0944">CLKOUT5_PHASE_G</a>,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            CLKOUT6_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#ab32573302940204ce3543a4195c12c59">CLKOUT6_PHASE_G</a>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            CLKOUT0_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#a28625fc198d05b5019ea83ed3e4b6751">CLKOUT0_DUTY_CYCLE_G</a>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            CLKOUT1_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#ae935406c48468aec59e7da636884c951">CLKOUT1_DUTY_CYCLE_G</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            CLKOUT2_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#ae7307a00ad640be849d421a6028e2c87">CLKOUT2_DUTY_CYCLE_G</a>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            CLKOUT3_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#a96022bdd24ba8ec1a9e69c6cd3edc020">CLKOUT3_DUTY_CYCLE_G</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            CLKOUT4_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#a1f316da9b750c7c1d8f650b6a924cccf">CLKOUT4_DUTY_CYCLE_G</a>,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            CLKOUT5_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#a36bdf2213f65e4e5ed26d33660cd79c9">CLKOUT5_DUTY_CYCLE_G</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            CLKOUT6_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#a3830ca91a9358f69e22fa3743e50daa9">CLKOUT6_DUTY_CYCLE_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            DCLK     =&gt; <a class="code" href="classClockManagerUltraScale.html#a86db10f54a9c33e8d57906c86bfb4215">axilClk</a>,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            DRDY     =&gt; drpRdy,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            DEN      =&gt; drpEn,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            DWE      =&gt; drpWe,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            DADDR    =&gt; drpAddr,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            DI       =&gt; drpDi,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            DO       =&gt; drpDo,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            CDDCREQ  =&gt; &#39;0&#39;,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            PSCLK    =&gt; &#39;0&#39;,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            PSEN     =&gt; &#39;0&#39;,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            PSINCDEC =&gt; &#39;0&#39;,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            PWRDWN   =&gt; &#39;0&#39;,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            RST      =&gt; rstInLoc,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            CLKIN1   =&gt; clkInLoc,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            CLKIN2   =&gt; &#39;0&#39;,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            CLKINSEL =&gt; &#39;1&#39;,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            CLKFBOUT =&gt; clkFbOut,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            CLKFBIN  =&gt; clkFbIn,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            LOCKED   =&gt; lockedLoc,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            CLKOUT0  =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            CLKOUT1  =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            CLKOUT2  =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            CLKOUT3  =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            CLKOUT4  =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            CLKOUT5  =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">5</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            CLKOUT6  =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">6</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">MmcmGen</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;   <span class="vhdlchar">PllGen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">TYPE_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;PLL&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      U_Pll : PLLE3_ADV</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            STARTUP_WAIT       =&gt; <span class="keyword">&quot;FALSE&quot;</span>,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            CLKIN_PERIOD       =&gt; <a class="code" href="classClockManagerUltraScale.html#a8e5add9d445bcb9f9ae5cf39b8d3d61d">CLKIN_PERIOD_G</a>,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            DIVCLK_DIVIDE      =&gt; <a class="code" href="classClockManagerUltraScale.html#a2f12280fbc3be1205268fe97afe2cfa5">DIVCLK_DIVIDE_G</a>,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            CLKFBOUT_MULT      =&gt; <a class="code" href="classClockManagerUltraScale.html#a879e8e77947b8b113ac05c07b39b5fd0">CLKFBOUT_MULT_G</a>,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            CLKOUT0_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#aaed14640de1c6cfb7cab228cd7afe5e1">CLKOUT0_DIVIDE_G</a>,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            CLKOUT1_DIVIDE     =&gt; <a class="code" href="classClockManagerUltraScale.html#a0dfb1b08086852c3345d9dfe65712c7a">CLKOUT1_DIVIDE_G</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            CLKOUT0_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#a10d9b80d3533459be7c957efa68f5a30">CLKOUT0_PHASE_G</a>,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            CLKOUT1_PHASE      =&gt; <a class="code" href="classClockManagerUltraScale.html#adecb8f6342d09f06b5d0c2334c3f6828">CLKOUT1_PHASE_G</a>,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            CLKOUT0_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#a28625fc198d05b5019ea83ed3e4b6751">CLKOUT0_DUTY_CYCLE_G</a>,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            CLKOUT1_DUTY_CYCLE =&gt; <a class="code" href="classClockManagerUltraScale.html#ae935406c48468aec59e7da636884c951">CLKOUT1_DUTY_CYCLE_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            DCLK        =&gt; <a class="code" href="classClockManagerUltraScale.html#a86db10f54a9c33e8d57906c86bfb4215">axilClk</a>,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            DRDY        =&gt; drpRdy,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            DEN         =&gt; drpEn,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            DWE         =&gt; drpWe,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;            DADDR       =&gt; drpAddr,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            DI          =&gt; drpDi,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            DO          =&gt; drpDo,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            PWRDWN      =&gt; &#39;0&#39;,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            RST         =&gt; rstInLoc,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            CLKIN       =&gt; clkInLoc,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            CLKOUTPHYEN =&gt; &#39;0&#39;,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            CLKFBOUT    =&gt; clkFbOut,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            CLKFBIN     =&gt; clkFbIn,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            LOCKED      =&gt; lockedLoc,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            CLKOUT0     =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            CLKOUT1     =&gt; clkOutMmcm<span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;   <span class="vhdlchar">InputBufgGen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a6d349927f6dd48c473b2872ac2cf2813">INPUT_BUFG_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      U_Bufg : BUFG</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            I =&gt; <a class="code" href="classClockManagerUltraScale.html#acf3ce0f65965e74ee2cd8743dad23f61">clkIn</a>,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            O =&gt; clkInLoc<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;   <span class="vhdlchar">InputNoBufg</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a6d349927f6dd48c473b2872ac2cf2813">INPUT_BUFG_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="vhdlchar">clkInLoc</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#acf3ce0f65965e74ee2cd8743dad23f61">clkIn</a></span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;   <span class="vhdlchar">FbBufgGen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#af6115f7db7dde302caa5a313c4c49868">FB_BUFG_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      U_Bufg : BUFG</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            I =&gt; clkFbOut,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            O =&gt; clkFbIn<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;   <span class="vhdlchar">FbNoBufg</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#af6115f7db7dde302caa5a313c4c49868">FB_BUFG_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="vhdlchar">clkFbOut</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">clkFbIn</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;   <span class="vhdlchar">ClkOutGen</span> <span class="vhdlchar">:</span> <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">NUM_CLOCKS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      U_Bufg : BUFG</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            I =&gt; clkOutMmcm<span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            O =&gt; clkOutLoc<span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a5f0d9c44a3fe66c23005b89c893dd7a6">clkOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">clkOutLoc</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;   locked &lt;= lockedLoc;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;   <span class="vhdlchar">RstOutGen</span> <span class="vhdlchar">:</span> <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdlchar"><a class="code" href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">NUM_CLOCKS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      RstSync_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classClockManagerUltraScale.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            <a class="code" href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">IN_POLARITY_G</a>   =&gt; &#39;0&#39;,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            <a class="code" href="classRstSync.html#a6f5184f05b7d36459251e1194e5c6120">OUT_POLARITY_G</a>  =&gt; RST_POLARITY_C<span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <a class="code" href="classRstSync.html#afebdccf6c61e1f63e67b03dbe34d6d6f">BYPASS_SYNC_G</a>   =&gt; false,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            <a class="code" href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RELEASE_DELAY_G</a> =&gt; RST_HOLD_C<span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; clkOutLoc<span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; lockedLoc,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; <a class="code" href="classClockManagerUltraScale.html#aa26e0a8c8ef0006bb2d77e9c47a79713">rstOut</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">rtl</span>;</div><div class="ttc" id="classAxiLiteToDrp_html_ae58db71d8dc13110c4e8e73f2a4cb645"><div class="ttname"><a href="classAxiLiteToDrp.html#ae58db71d8dc13110c4e8e73f2a4cb645">AxiLiteToDrp.drpEn</a></div><div class="ttdeci">out drpEnsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00051">AxiLiteToDrp.vhd:51</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a357ac8b2800c5af5a9a37fab441d1860"><div class="ttname"><a href="classAxiLiteToDrp.html#a357ac8b2800c5af5a9a37fab441d1860">AxiLiteToDrp.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Gpositive   range  1 to  32:= 16</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00035">AxiLiteToDrp.vhd:35</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ac08b1a4ba1a481e3329de4c8b4865577"><div class="ttname"><a href="classClockManagerUltraScale.html#ac08b1a4ba1a481e3329de4c8b4865577">ClockManagerUltraScale.CLKOUT4_RST_HOLD_G</a></div><div class="ttdeci">CLKOUT4_RST_HOLD_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00072">ClockManagerUltraScale.vhd:72</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a5c173f97e401d9aa425ae3cdde530bee"><div class="ttname"><a href="classClockManagerUltraScale.html#a5c173f97e401d9aa425ae3cdde530bee">ClockManagerUltraScale.CLKOUT4_DIVIDE_G</a></div><div class="ttdeci">CLKOUT4_DIVIDE_Ginteger   range  1 to  128:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00051">ClockManagerUltraScale.vhd:51</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_accb260dce7306c9dbeb206804ff8d5f2"><div class="ttname"><a href="classClockManagerUltraScale.html#accb260dce7306c9dbeb206804ff8d5f2">ClockManagerUltraScale.CLKFBOUT_MULT_F_G</a></div><div class="ttdeci">CLKFBOUT_MULT_F_Greal   range  1.0 to  64.0:= 1.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00044">ClockManagerUltraScale.vhd:44</a></div></div>
<div class="ttc" id="classRstSync_html_a37b285ea08f8e21fa5048c3d21416f02"><div class="ttname"><a href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">RstSync.syncRst</a></div><div class="ttdeci">out syncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00036">RstSync.vhd:36</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html"><div class="ttname"><a href="classAxiLiteToDrp.html">AxiLiteToDrp</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00028">AxiLiteToDrp.vhd:28</a></div></div>
<div class="ttc" id="classRstSync_html_a9853aeaa6ff0c04943987631b5840ce9"><div class="ttname"><a href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">RstSync.IN_POLARITY_G</a></div><div class="ttdeci">IN_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00028">RstSync.vhd:28</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a7dc0c25e2e884e588276cf1a3e5ba15a"><div class="ttname"><a href="classAxiLiteToDrp.html#a7dc0c25e2e884e588276cf1a3e5ba15a">AxiLiteToDrp.drpAddr</a></div><div class="ttdeci">out drpAddrslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00054">AxiLiteToDrp.vhd:54</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a86db10f54a9c33e8d57906c86bfb4215"><div class="ttname"><a href="classClockManagerUltraScale.html#a86db10f54a9c33e8d57906c86bfb4215">ClockManagerUltraScale.axilClk</a></div><div class="ttdeci">in axilClksl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00089">ClockManagerUltraScale.vhd:89</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ae863135bcd6ab776330e39593c9d0944"><div class="ttname"><a href="classClockManagerUltraScale.html#ae863135bcd6ab776330e39593c9d0944">ClockManagerUltraScale.CLKOUT5_PHASE_G</a></div><div class="ttdeci">CLKOUT5_PHASE_Greal   range - 360.0 to  360.0:= 0.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00059">ClockManagerUltraScale.vhd:59</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_accf9c88ed95b802b6478ee041bea148c"><div class="ttname"><a href="classClockManagerUltraScale.html#accf9c88ed95b802b6478ee041bea148c">ClockManagerUltraScale.CLKOUT3_DIVIDE_G</a></div><div class="ttdeci">CLKOUT3_DIVIDE_Ginteger   range  1 to  128:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00050">ClockManagerUltraScale.vhd:50</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a12dc077f0b36c11693aa51dff5f6553f"><div class="ttname"><a href="classClockManagerUltraScale.html#a12dc077f0b36c11693aa51dff5f6553f">ClockManagerUltraScale.CLKOUT5_DIVIDE_G</a></div><div class="ttdeci">CLKOUT5_DIVIDE_Ginteger   range  1 to  128:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00052">ClockManagerUltraScale.vhd:52</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a8d3281f98c411a9bde09f737156b08ce"><div class="ttname"><a href="classClockManagerUltraScale.html#a8d3281f98c411a9bde09f737156b08ce">ClockManagerUltraScale.axilRst</a></div><div class="ttdeci">in axilRstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00090">ClockManagerUltraScale.vhd:90</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a16063b105832b414baf7f67bea9b1d34"><div class="ttname"><a href="classClockManagerUltraScale.html#a16063b105832b414baf7f67bea9b1d34">ClockManagerUltraScale.CLKOUT2_PHASE_G</a></div><div class="ttdeci">CLKOUT2_PHASE_Greal   range - 360.0 to  360.0:= 0.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00056">ClockManagerUltraScale.vhd:56</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a42c10f727efb8e11d46ca10c8020f99f"><div class="ttname"><a href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLitePkg.AxiLiteWriteMasterType</a></div><div class="ttdeci">AxiLiteWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00111">AxiLitePkg.vhd:111</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a3830ca91a9358f69e22fa3743e50daa9"><div class="ttname"><a href="classClockManagerUltraScale.html#a3830ca91a9358f69e22fa3743e50daa9">ClockManagerUltraScale.CLKOUT6_DUTY_CYCLE_G</a></div><div class="ttdeci">CLKOUT6_DUTY_CYCLE_Greal   range  0.01 to  0.99:= 0.5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00067">ClockManagerUltraScale.vhd:67</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_ae70b94447e37fd2eaeac9308bfc0a061"><div class="ttname"><a href="classAxiLiteToDrp.html#ae70b94447e37fd2eaeac9308bfc0a061">AxiLiteToDrp.EN_ARBITRATION_G</a></div><div class="ttdeci">EN_ARBITRATION_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00033">AxiLiteToDrp.vhd:33</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a17672ec41a9cdbac91bbf00fe1fb4d8b"><div class="ttname"><a href="classAxiLiteToDrp.html#a17672ec41a9cdbac91bbf00fe1fb4d8b">AxiLiteToDrp.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Gpositive   range  1 to  32:= 16</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00036">AxiLiteToDrp.vhd:36</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a22f8db74a5a4c77e7e2767279ca36e7f"><div class="ttname"><a href="classAxiLiteToDrp.html#a22f8db74a5a4c77e7e2767279ca36e7f">AxiLiteToDrp.axilReadSlave</a></div><div class="ttdeci">out axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00042">AxiLiteToDrp.vhd:42</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a6d349927f6dd48c473b2872ac2cf2813"><div class="ttname"><a href="classClockManagerUltraScale.html#a6d349927f6dd48c473b2872ac2cf2813">ClockManagerUltraScale.INPUT_BUFG_G</a></div><div class="ttdeci">INPUT_BUFG_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00035">ClockManagerUltraScale.vhd:35</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a995d9a2c2732c712aedd1c87857983b9"><div class="ttname"><a href="classClockManagerUltraScale.html#a995d9a2c2732c712aedd1c87857983b9">ClockManagerUltraScale.NUM_CLOCKS_G</a></div><div class="ttdeci">NUM_CLOCKS_Ginteger   range  1 to  7</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00038">ClockManagerUltraScale.vhd:38</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a4b36ee28c73fadc67fe1a670f1ba11ff"><div class="ttname"><a href="classAxiLiteToDrp.html#a4b36ee28c73fadc67fe1a670f1ba11ff">AxiLiteToDrp.axilRst</a></div><div class="ttdeci">in axilRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00040">AxiLiteToDrp.vhd:40</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a2f12280fbc3be1205268fe97afe2cfa5"><div class="ttname"><a href="classClockManagerUltraScale.html#a2f12280fbc3be1205268fe97afe2cfa5">ClockManagerUltraScale.DIVCLK_DIVIDE_G</a></div><div class="ttdeci">DIVCLK_DIVIDE_Ginteger   range  1 to  106:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00043">ClockManagerUltraScale.vhd:43</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a7f8e9d9d5eea54966001ee5878b310e7"><div class="ttname"><a href="classAxiLiteToDrp.html#a7f8e9d9d5eea54966001ee5878b310e7">AxiLiteToDrp.drpDo</a></div><div class="ttdeci">in drpDoslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00056">AxiLiteToDrp.vhd:56</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a762b446ddef001083e8cfc52dc38385f"><div class="ttname"><a href="classAxiLiteToDrp.html#a762b446ddef001083e8cfc52dc38385f">AxiLiteToDrp.COMMON_CLK_G</a></div><div class="ttdeci">COMMON_CLK_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00032">AxiLiteToDrp.vhd:32</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_acd3440bbc91f595e14ebb565ef1e05c4"><div class="ttname"><a href="classClockManagerUltraScale.html#acd3440bbc91f595e14ebb565ef1e05c4">ClockManagerUltraScale.axilReadMaster</a></div><div class="ttdeci">in axilReadMasterAxiLiteReadMasterType  :=   AXI_LITE_READ_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00091">ClockManagerUltraScale.vhd:91</a></div></div>
<div class="ttc" id="classAxiLitePkg_html"><div class="ttname"><a href="classAxiLitePkg.html">AxiLitePkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00024">AxiLitePkg.vhd:24</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ae7307a00ad640be849d421a6028e2c87"><div class="ttname"><a href="classClockManagerUltraScale.html#ae7307a00ad640be849d421a6028e2c87">ClockManagerUltraScale.CLKOUT2_DUTY_CYCLE_G</a></div><div class="ttdeci">CLKOUT2_DUTY_CYCLE_Greal   range  0.01 to  0.99:= 0.5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00063">ClockManagerUltraScale.vhd:63</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a2d450475ec243a703230ef913ca17c2c"><div class="ttname"><a href="classClockManagerUltraScale.html#a2d450475ec243a703230ef913ca17c2c">ClockManagerUltraScale.CLKOUT6_DIVIDE_G</a></div><div class="ttdeci">CLKOUT6_DIVIDE_Ginteger   range  1 to  128:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00053">ClockManagerUltraScale.vhd:53</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_acf3ce0f65965e74ee2cd8743dad23f61"><div class="ttname"><a href="classClockManagerUltraScale.html#acf3ce0f65965e74ee2cd8743dad23f61">ClockManagerUltraScale.clkIn</a></div><div class="ttdeci">in clkInsl  </div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00083">ClockManagerUltraScale.vhd:83</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a0dfb1b08086852c3345d9dfe65712c7a"><div class="ttname"><a href="classClockManagerUltraScale.html#a0dfb1b08086852c3345d9dfe65712c7a">ClockManagerUltraScale.CLKOUT1_DIVIDE_G</a></div><div class="ttdeci">CLKOUT1_DIVIDE_Ginteger   range  1 to  128:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00048">ClockManagerUltraScale.vhd:48</a></div></div>
<div class="ttc" id="classRstSync_html_a0b77bcaee35051972dce96190e2ea3c5"><div class="ttname"><a href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">RstSync.asyncRst</a></div><div class="ttdeci">in asyncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00035">RstSync.vhd:35</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a6d99bf3ecf81fb1cb0ec0dc7a81a1e3e"><div class="ttname"><a href="classClockManagerUltraScale.html#a6d99bf3ecf81fb1cb0ec0dc7a81a1e3e">ClockManagerUltraScale.CLKOUT2_RST_POLARITY_G</a></div><div class="ttdeci">CLKOUT2_RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00077">ClockManagerUltraScale.vhd:77</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a5f0d9c44a3fe66c23005b89c893dd7a6"><div class="ttname"><a href="classClockManagerUltraScale.html#a5f0d9c44a3fe66c23005b89c893dd7a6">ClockManagerUltraScale.clkOut</a></div><div class="ttdeci">out clkOutslv(   NUM_CLOCKS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00085">ClockManagerUltraScale.vhd:85</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a74ae966c401adea1dbce1122f1cfb937"><div class="ttname"><a href="classClockManagerUltraScale.html#a74ae966c401adea1dbce1122f1cfb937">ClockManagerUltraScale.CLKOUT0_DIVIDE_F_G</a></div><div class="ttdeci">CLKOUT0_DIVIDE_F_Greal   range  1.0 to  128.0:= 1.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00046">ClockManagerUltraScale.vhd:46</a></div></div>
<div class="ttc" id="classRstSync_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">RstSync.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00034">RstSync.vhd:34</a></div></div>
<div class="ttc" id="classRstSync_html_a6f5184f05b7d36459251e1194e5c6120"><div class="ttname"><a href="classRstSync.html#a6f5184f05b7d36459251e1194e5c6120">RstSync.OUT_POLARITY_G</a></div><div class="ttdeci">OUT_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00029">RstSync.vhd:29</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a80e5574c28ce6fd06510648d63787843"><div class="ttname"><a href="classAxiLiteToDrp.html#a80e5574c28ce6fd06510648d63787843">AxiLiteToDrp.axilWriteSlave</a></div><div class="ttdeci">out axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00044">AxiLiteToDrp.vhd:44</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_aeb474c505cf5b10508942af2538b9f5a"><div class="ttname"><a href="classClockManagerUltraScale.html#aeb474c505cf5b10508942af2538b9f5a">ClockManagerUltraScale.RST_IN_POLARITY_G</a></div><div class="ttdeci">RST_IN_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00037">ClockManagerUltraScale.vhd:37</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ad8556b28a136063657292bfe22943d75"><div class="ttname"><a href="classClockManagerUltraScale.html#ad8556b28a136063657292bfe22943d75">ClockManagerUltraScale.BANDWIDTH_G</a></div><div class="ttdeci">BANDWIDTH_Gstring  :=   &quot;OPTIMIZED&quot;</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00041">ClockManagerUltraScale.vhd:41</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a10d9b80d3533459be7c957efa68f5a30"><div class="ttname"><a href="classClockManagerUltraScale.html#a10d9b80d3533459be7c957efa68f5a30">ClockManagerUltraScale.CLKOUT0_PHASE_G</a></div><div class="ttdeci">CLKOUT0_PHASE_Greal   range - 360.0 to  360.0:= 0.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00054">ClockManagerUltraScale.vhd:54</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a879e8e77947b8b113ac05c07b39b5fd0"><div class="ttname"><a href="classClockManagerUltraScale.html#a879e8e77947b8b113ac05c07b39b5fd0">ClockManagerUltraScale.CLKFBOUT_MULT_G</a></div><div class="ttdeci">CLKFBOUT_MULT_Ginteger   range  2 to  64:= 5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00045">ClockManagerUltraScale.vhd:45</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ae6b1ab0fc3a6166c886964a6d840c5a7"><div class="ttname"><a href="classClockManagerUltraScale.html#ae6b1ab0fc3a6166c886964a6d840c5a7">ClockManagerUltraScale.CLKOUT1_RST_POLARITY_G</a></div><div class="ttdeci">CLKOUT1_RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00076">ClockManagerUltraScale.vhd:76</a></div></div>
<div class="ttc" id="classRstSync_html_afebdccf6c61e1f63e67b03dbe34d6d6f"><div class="ttname"><a href="classRstSync.html#afebdccf6c61e1f63e67b03dbe34d6d6f">RstSync.BYPASS_SYNC_G</a></div><div class="ttdeci">BYPASS_SYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00030">RstSync.vhd:30</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ab32573302940204ce3543a4195c12c59"><div class="ttname"><a href="classClockManagerUltraScale.html#ab32573302940204ce3543a4195c12c59">ClockManagerUltraScale.CLKOUT6_PHASE_G</a></div><div class="ttdeci">CLKOUT6_PHASE_Greal   range - 360.0 to  360.0:= 0.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00060">ClockManagerUltraScale.vhd:60</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ac48a953d0e2de6b29c3968ee79d119e0"><div class="ttname"><a href="classClockManagerUltraScale.html#ac48a953d0e2de6b29c3968ee79d119e0">ClockManagerUltraScale.CLKOUT0_RST_POLARITY_G</a></div><div class="ttdeci">CLKOUT0_RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00075">ClockManagerUltraScale.vhd:75</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a8e5add9d445bcb9f9ae5cf39b8d3d61d"><div class="ttname"><a href="classClockManagerUltraScale.html#a8e5add9d445bcb9f9ae5cf39b8d3d61d">ClockManagerUltraScale.CLKIN_PERIOD_G</a></div><div class="ttdeci">CLKIN_PERIOD_Greal  := 10.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00042">ClockManagerUltraScale.vhd:42</a></div></div>
<div class="ttc" id="classRstSync_html_a8e88e6f77bd5e76d3b1571d208d8db1a"><div class="ttname"><a href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RstSync.RELEASE_DELAY_G</a></div><div class="ttdeci">RELEASE_DELAY_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00031">RstSync.vhd:31</a></div></div>
<div class="ttc" id="classRstSync_html"><div class="ttname"><a href="classRstSync.html">RstSync</a></div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00025">RstSync.vhd:25</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a93097a2c4bc6ba87476e0a87187ec244"><div class="ttname"><a href="classClockManagerUltraScale.html#a93097a2c4bc6ba87476e0a87187ec244">ClockManagerUltraScale.CLKOUT4_RST_POLARITY_G</a></div><div class="ttdeci">CLKOUT4_RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00079">ClockManagerUltraScale.vhd:79</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a7b922426f68604ef9f18e720792c4eb0"><div class="ttname"><a href="classAxiLiteToDrp.html#a7b922426f68604ef9f18e720792c4eb0">AxiLiteToDrp.drpWe</a></div><div class="ttdeci">out drpWesl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00052">AxiLiteToDrp.vhd:52</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a7d7d51f4ffa626cfd871226f7ab88eee"><div class="ttname"><a href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AxiLitePkg.AXI_RESP_DECERR_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;11&quot; AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00049">AxiLitePkg.vhd:49</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a70b9866de2b8926f50fcc504c744e92d"><div class="ttname"><a href="classClockManagerUltraScale.html#a70b9866de2b8926f50fcc504c744e92d">ClockManagerUltraScale.CLKOUT6_RST_HOLD_G</a></div><div class="ttdeci">CLKOUT6_RST_HOLD_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00074">ClockManagerUltraScale.vhd:74</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_ad7ca4f94de6b76fd29bea205c800a1f2"><div class="ttname"><a href="classAxiLiteToDrp.html#ad7ca4f94de6b76fd29bea205c800a1f2">AxiLiteToDrp.drpRst</a></div><div class="ttdeci">in drpRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00047">AxiLiteToDrp.vhd:47</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_af03148bf7a77d3b3c284d976d597744e"><div class="ttname"><a href="classClockManagerUltraScale.html#af03148bf7a77d3b3c284d976d597744e">ClockManagerUltraScale.CLKOUT3_PHASE_G</a></div><div class="ttdeci">CLKOUT3_PHASE_Greal   range - 360.0 to  360.0:= 0.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00057">ClockManagerUltraScale.vhd:57</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_aada3e73ee8db4190524295bfa4dff085"><div class="ttname"><a href="classAxiLiteToDrp.html#aada3e73ee8db4190524295bfa4dff085">AxiLiteToDrp.axilReadMaster</a></div><div class="ttdeci">in axilReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00041">AxiLiteToDrp.vhd:41</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a24bc2e94ffb988fcbca293621c089302"><div class="ttname"><a href="classAxiLiteToDrp.html#a24bc2e94ffb988fcbca293621c089302">AxiLiteToDrp.drpRdy</a></div><div class="ttdeci">in drpRdysl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00050">AxiLiteToDrp.vhd:50</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a28625fc198d05b5019ea83ed3e4b6751"><div class="ttname"><a href="classClockManagerUltraScale.html#a28625fc198d05b5019ea83ed3e4b6751">ClockManagerUltraScale.CLKOUT0_DUTY_CYCLE_G</a></div><div class="ttdeci">CLKOUT0_DUTY_CYCLE_Greal   range  0.01 to  0.99:= 0.5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00061">ClockManagerUltraScale.vhd:61</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_af3be329b96e03ba96fff88f549611278"><div class="ttname"><a href="classClockManagerUltraScale.html#af3be329b96e03ba96fff88f549611278">ClockManagerUltraScale.CLKOUT6_RST_POLARITY_G</a></div><div class="ttdeci">CLKOUT6_RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00081">ClockManagerUltraScale.vhd:81</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a8e1fd4ab848b98a0c700b34cf7c90b36"><div class="ttname"><a href="classAxiLiteToDrp.html#a8e1fd4ab848b98a0c700b34cf7c90b36">AxiLiteToDrp.axilClk</a></div><div class="ttdeci">in axilClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00039">AxiLiteToDrp.vhd:39</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a5c3ee3ae5f430fa7656a88e45a3354e4"><div class="ttname"><a href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLitePkg.AxiLiteReadMasterType</a></div><div class="ttdeci">AxiLiteReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00059">AxiLitePkg.vhd:59</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a36bdf2213f65e4e5ed26d33660cd79c9"><div class="ttname"><a href="classClockManagerUltraScale.html#a36bdf2213f65e4e5ed26d33660cd79c9">ClockManagerUltraScale.CLKOUT5_DUTY_CYCLE_G</a></div><div class="ttdeci">CLKOUT5_DUTY_CYCLE_Greal   range  0.01 to  0.99:= 0.5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00066">ClockManagerUltraScale.vhd:66</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a9a9fb35d4994d751134454ac853b721b"><div class="ttname"><a href="classClockManagerUltraScale.html#a9a9fb35d4994d751134454ac853b721b">ClockManagerUltraScale.CLKOUT3_RST_HOLD_G</a></div><div class="ttdeci">CLKOUT3_RST_HOLD_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00071">ClockManagerUltraScale.vhd:71</a></div></div>
<div class="ttc" id="classRstSync_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">RstSync.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00027">RstSync.vhd:27</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a3e58d5da6355f2560d494c28bb5d1b34"><div class="ttname"><a href="classAxiLiteToDrp.html#a3e58d5da6355f2560d494c28bb5d1b34">AxiLiteToDrp.TIMEOUT_G</a></div><div class="ttdeci">TIMEOUT_Gpositive  := 4096</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00034">AxiLiteToDrp.vhd:34</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a80e5574c28ce6fd06510648d63787843"><div class="ttname"><a href="classClockManagerUltraScale.html#a80e5574c28ce6fd06510648d63787843">ClockManagerUltraScale.axilWriteSlave</a></div><div class="ttdeci">out axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00094">ClockManagerUltraScale.vhd:94</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a69acd3e441b5f24ef3eee14bca3d5ba6"><div class="ttname"><a href="classClockManagerUltraScale.html#a69acd3e441b5f24ef3eee14bca3d5ba6">ClockManagerUltraScale.CLKOUT5_RST_HOLD_G</a></div><div class="ttdeci">CLKOUT5_RST_HOLD_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00073">ClockManagerUltraScale.vhd:73</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_afefcfeb2f96b932876576eff79457565"><div class="ttname"><a href="classClockManagerUltraScale.html#afefcfeb2f96b932876576eff79457565">ClockManagerUltraScale.CLKOUT2_RST_HOLD_G</a></div><div class="ttdeci">CLKOUT2_RST_HOLD_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00070">ClockManagerUltraScale.vhd:70</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_af6115f7db7dde302caa5a313c4c49868"><div class="ttname"><a href="classClockManagerUltraScale.html#af6115f7db7dde302caa5a313c4c49868">ClockManagerUltraScale.FB_BUFG_G</a></div><div class="ttdeci">FB_BUFG_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00036">ClockManagerUltraScale.vhd:36</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a1b56f4494e80d9c5d2506d7e626e573e"><div class="ttname"><a href="classClockManagerUltraScale.html#a1b56f4494e80d9c5d2506d7e626e573e">ClockManagerUltraScale.CLKOUT3_RST_POLARITY_G</a></div><div class="ttdeci">CLKOUT3_RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00078">ClockManagerUltraScale.vhd:78</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a9e56ae5f5c4c3bd77e223c3272593c5b"><div class="ttname"><a href="classAxiLitePkg.html#a9e56ae5f5c4c3bd77e223c3272593c5b">AxiLitePkg.AXI_LITE_READ_MASTER_INIT_C</a></div><div class="ttdeci">AxiLiteReadMasterType  :=(araddr  =&gt;( others =&gt; '0'),arprot  =&gt;( others =&gt; '0'),arvalid  =&gt; '0',rready  =&gt; '1') AXI_LITE_READ_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00069">AxiLitePkg.vhd:69</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a03373cccd6ab24f8c86fe27f4dd580fa"><div class="ttname"><a href="classAxiLiteToDrp.html#a03373cccd6ab24f8c86fe27f4dd580fa">AxiLiteToDrp.drpClk</a></div><div class="ttdeci">in drpClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00046">AxiLiteToDrp.vhd:46</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a22f8db74a5a4c77e7e2767279ca36e7f"><div class="ttname"><a href="classClockManagerUltraScale.html#a22f8db74a5a4c77e7e2767279ca36e7f">ClockManagerUltraScale.axilReadSlave</a></div><div class="ttdeci">out axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00092">ClockManagerUltraScale.vhd:92</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae5b4897324dec302eaaa23fcb6bed80e"><div class="ttname"><a href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLitePkg.AxiLiteReadSlaveType</a></div><div class="ttdeci">AxiLiteReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00085">AxiLitePkg.vhd:85</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ab67adeaf8d6f8dcd9ff430876e88f190"><div class="ttname"><a href="classClockManagerUltraScale.html#ab67adeaf8d6f8dcd9ff430876e88f190">ClockManagerUltraScale.TYPE_G</a></div><div class="ttdeci">TYPE_Gstring  :=   &quot;MMCM&quot;</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00034">ClockManagerUltraScale.vhd:34</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a1f316da9b750c7c1d8f650b6a924cccf"><div class="ttname"><a href="classClockManagerUltraScale.html#a1f316da9b750c7c1d8f650b6a924cccf">ClockManagerUltraScale.CLKOUT4_DUTY_CYCLE_G</a></div><div class="ttdeci">CLKOUT4_DUTY_CYCLE_Greal   range  0.01 to  0.99:= 0.5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00065">ClockManagerUltraScale.vhd:65</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a8cc88283087926e934bb67651263b053"><div class="ttname"><a href="classAxiLiteToDrp.html#a8cc88283087926e934bb67651263b053">AxiLiteToDrp.axilWriteMaster</a></div><div class="ttdeci">in axilWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00043">AxiLiteToDrp.vhd:43</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classClockManagerUltraScale.html#a67a837684e4f18c2d236ac1d053b419b">ClockManagerUltraScale.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00033">ClockManagerUltraScale.vhd:33</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a3a850ed524f7f96ea6271e4d65473f36"><div class="ttname"><a href="classAxiLitePkg.html#a3a850ed524f7f96ea6271e4d65473f36">AxiLitePkg.AXI_LITE_WRITE_MASTER_INIT_C</a></div><div class="ttdeci">AxiLiteWriteMasterType  :=(awaddr  =&gt;( others =&gt; '0'),awprot  =&gt;( others =&gt; '0'),awvalid  =&gt; '0',wdata  =&gt;( others =&gt; '0'),wstrb  =&gt;( others =&gt; '1'),wvalid  =&gt; '0',bready  =&gt; '1') AXI_LITE_WRITE_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00125">AxiLitePkg.vhd:125</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a8356101c711508ef98fa0822c2d858dc"><div class="ttname"><a href="classAxiLiteToDrp.html#a8356101c711508ef98fa0822c2d858dc">AxiLiteToDrp.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00031">AxiLiteToDrp.vhd:31</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiLiteToDrp.html#a67a837684e4f18c2d236ac1d053b419b">AxiLiteToDrp.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00030">AxiLiteToDrp.vhd:30</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a03ecb72b5cb8838eddec0f0d24702561"><div class="ttname"><a href="classClockManagerUltraScale.html#a03ecb72b5cb8838eddec0f0d24702561">ClockManagerUltraScale.CLKOUT1_RST_HOLD_G</a></div><div class="ttdeci">CLKOUT1_RST_HOLD_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00069">ClockManagerUltraScale.vhd:69</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a14e4cac74d91b2cf3068d1d2d25e532b"><div class="ttname"><a href="classClockManagerUltraScale.html#a14e4cac74d91b2cf3068d1d2d25e532b">ClockManagerUltraScale.CLKOUT0_RST_HOLD_G</a></div><div class="ttdeci">CLKOUT0_RST_HOLD_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00068">ClockManagerUltraScale.vhd:68</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_adecb8f6342d09f06b5d0c2334c3f6828"><div class="ttname"><a href="classClockManagerUltraScale.html#adecb8f6342d09f06b5d0c2334c3f6828">ClockManagerUltraScale.CLKOUT1_PHASE_G</a></div><div class="ttdeci">CLKOUT1_PHASE_Greal   range - 360.0 to  360.0:= 0.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00055">ClockManagerUltraScale.vhd:55</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ac898cbbea7d65115e02e913f73bea12d"><div class="ttname"><a href="classClockManagerUltraScale.html#ac898cbbea7d65115e02e913f73bea12d">ClockManagerUltraScale.CLKOUT5_RST_POLARITY_G</a></div><div class="ttdeci">CLKOUT5_RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00080">ClockManagerUltraScale.vhd:80</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a4e4b5d05ec3f3b8fe0c764c1dcce4791"><div class="ttname"><a href="classClockManagerUltraScale.html#a4e4b5d05ec3f3b8fe0c764c1dcce4791">ClockManagerUltraScale.CLKOUT2_DIVIDE_G</a></div><div class="ttdeci">CLKOUT2_DIVIDE_Ginteger   range  1 to  128:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00049">ClockManagerUltraScale.vhd:49</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_aaed14640de1c6cfb7cab228cd7afe5e1"><div class="ttname"><a href="classClockManagerUltraScale.html#aaed14640de1c6cfb7cab228cd7afe5e1">ClockManagerUltraScale.CLKOUT0_DIVIDE_G</a></div><div class="ttdeci">CLKOUT0_DIVIDE_Ginteger   range  1 to  128:= 1</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00047">ClockManagerUltraScale.vhd:47</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_ae935406c48468aec59e7da636884c951"><div class="ttname"><a href="classClockManagerUltraScale.html#ae935406c48468aec59e7da636884c951">ClockManagerUltraScale.CLKOUT1_DUTY_CYCLE_G</a></div><div class="ttdeci">CLKOUT1_DUTY_CYCLE_Greal   range  0.01 to  0.99:= 0.5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00062">ClockManagerUltraScale.vhd:62</a></div></div>
<div class="ttc" id="classIprog_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classIprog.html#a0a6af6eef40212dbaf130d57ce711256">Iprog.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="Iprog_8vhd_source.html#l00018">Iprog.vhd:18</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aadba1252ff7f25e42343ce5b96f1c20a"><div class="ttname"><a href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLitePkg.AxiLiteWriteSlaveType</a></div><div class="ttdeci">AxiLiteWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00144">AxiLitePkg.vhd:144</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_af85bb328ad62b0ba87a74ece10d4e373"><div class="ttname"><a href="classStdRtlPkg.html#af85bb328ad62b0ba87a74ece10d4e373">StdRtlPkg.IntegerArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of integer   IntegerArray</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00033">StdRtlPkg.vhd:33</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html"><div class="ttname"><a href="classClockManagerUltraScale.html">ClockManagerUltraScale</a></div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00031">ClockManagerUltraScale.vhd:31</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a86f0292469878d2c30a2994fabb3cee4"><div class="ttname"><a href="classClockManagerUltraScale.html#a86f0292469878d2c30a2994fabb3cee4">ClockManagerUltraScale.axilWriteMaster</a></div><div class="ttdeci">in axilWriteMasterAxiLiteWriteMasterType  :=   AXI_LITE_WRITE_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00093">ClockManagerUltraScale.vhd:93</a></div></div>
<div class="ttc" id="classAxiLiteToDrp_html_aebed827334e8b9930b32a19fdae60e1e"><div class="ttname"><a href="classAxiLiteToDrp.html#aebed827334e8b9930b32a19fdae60e1e">AxiLiteToDrp.drpDi</a></div><div class="ttdeci">out drpDislv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteToDrp_8vhd_source.html#l00055">AxiLiteToDrp.vhd:55</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a8356101c711508ef98fa0822c2d858dc"><div class="ttname"><a href="classClockManagerUltraScale.html#a8356101c711508ef98fa0822c2d858dc">ClockManagerUltraScale.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00039">ClockManagerUltraScale.vhd:39</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a9344e7ea1ac6c82d706ec8802ed1ebb7"><div class="ttname"><a href="classClockManagerUltraScale.html#a9344e7ea1ac6c82d706ec8802ed1ebb7">ClockManagerUltraScale.rstIn</a></div><div class="ttdeci">in rstInsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00084">ClockManagerUltraScale.vhd:84</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_aa26e0a8c8ef0006bb2d77e9c47a79713"><div class="ttname"><a href="classClockManagerUltraScale.html#aa26e0a8c8ef0006bb2d77e9c47a79713">ClockManagerUltraScale.rstOut</a></div><div class="ttdeci">out rstOutslv(   NUM_CLOCKS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00086">ClockManagerUltraScale.vhd:86</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a6f2b70ac4193e598df5d40a5d609068d"><div class="ttname"><a href="classClockManagerUltraScale.html#a6f2b70ac4193e598df5d40a5d609068d">ClockManagerUltraScale.CLKOUT4_PHASE_G</a></div><div class="ttdeci">CLKOUT4_PHASE_Greal   range - 360.0 to  360.0:= 0.0</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00058">ClockManagerUltraScale.vhd:58</a></div></div>
<div class="ttc" id="classClockManagerUltraScale_html_a96022bdd24ba8ec1a9e69c6cd3edc020"><div class="ttname"><a href="classClockManagerUltraScale.html#a96022bdd24ba8ec1a9e69c6cd3edc020">ClockManagerUltraScale.CLKOUT3_DUTY_CYCLE_G</a></div><div class="ttdeci">CLKOUT3_DUTY_CYCLE_Greal   range  0.01 to  0.99:= 0.5</div><div class="ttdef"><b>Definition:</b> <a href="ClockManagerUltraScale_8vhd_source.html#l00064">ClockManagerUltraScale.vhd:64</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ac62887f4060c2db12c739aee9d8b6e9.html">xilinx</a></li><li class="navelem"><a class="el" href="dir_ff61e411ea5d761cf95954fe42b0da7b.html">UltraScale</a></li><li class="navelem"><a class="el" href="dir_dcf8fd18a6e57efd658a5da946ec1517.html">general</a></li><li class="navelem"><a class="el" href="dir_fada41941d6f1404b085403b41649290.html">rtl</a></li><li class="navelem"><a class="el" href="ClockManagerUltraScale_8vhd.html">ClockManagerUltraScale.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
