<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file OneBitSDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Oct 31 10:32:25 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/OriginalVersion/promote.xml OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_80mhz" 83.333333 MHz (22 errors)</FONT></A></LI>
</FONT>            4096 items scored, 22 timing errors detected.
Warning:  64.313MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "osc_clk_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY PORT "osc_clk" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   28.398MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 22 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.183ns (weighted slack = -3.549ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i4  (to clk_80mhz +)

   Delay:               1.870ns  (28.1% logic, 71.9% route), 1 logic levels.

 Constraint Details:

      1.870ns physical path delay uart_rx1/SLICE_2287 to SLICE_2290 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 1.183ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2287 to SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R48C71B.CLK to     R48C71B.Q0 uart_rx1/SLICE_2287 (from uart_rx1/UartClk[2])
ROUTE         1     1.345     R48C71B.Q0 to     R37C69D.M1 o_Rx_Byte1_4 (to clk_80mhz)
                  --------
                    1.870   (28.1% logic, 71.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2287:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R48C71B.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R37C69D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.120ns (weighted slack = -3.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i7  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i7  (to clk_80mhz +)

   Delay:               1.806ns  (28.9% logic, 71.1% route), 1 logic levels.

 Constraint Details:

      1.806ns physical path delay uart_rx1/SLICE_2288 to SLICE_2401 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 1.120ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2288 to SLICE_2401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R50C70A.CLK to     R50C70A.Q1 uart_rx1/SLICE_2288 (from uart_rx1/UartClk[2])
ROUTE         1     1.284     R50C70A.Q1 to     R37C69B.M0 o_Rx_Byte1_7 (to clk_80mhz)
                  --------
                    1.806   (28.9% logic, 71.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R50C70A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2401:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R37C69B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.118ns (weighted slack = -3.354ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i3  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i3  (to clk_80mhz +)

   Delay:               1.804ns  (28.9% logic, 71.1% route), 1 logic levels.

 Constraint Details:

      1.804ns physical path delay uart_rx1/SLICE_2286 to SLICE_2290 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 1.118ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R48C71A.CLK to     R48C71A.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         2     1.282     R48C71A.Q1 to     R37C69D.M0 o_Rx_Byte1_3 (to clk_80mhz)
                  --------
                    1.804   (28.9% logic, 71.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R48C71A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R37C69D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.109ns (weighted slack = -3.327ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i6  (to clk_80mhz +)

   Delay:               1.796ns  (29.2% logic, 70.8% route), 1 logic levels.

 Constraint Details:

      1.796ns physical path delay uart_rx1/SLICE_2288 to SLICE_2291 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 1.109ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2288 to SLICE_2291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R50C70A.CLK to     R50C70A.Q0 uart_rx1/SLICE_2288 (from uart_rx1/UartClk[2])
ROUTE         1     1.271     R50C70A.Q0 to     R39C69A.M1 o_Rx_Byte1_6 (to clk_80mhz)
                  --------
                    1.796   (29.2% logic, 70.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R50C70A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2291:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R39C69A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.107ns (weighted slack = -3.321ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i1  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i1  (to clk_80mhz +)

   Delay:               1.793ns  (29.1% logic, 70.9% route), 1 logic levels.

 Constraint Details:

      1.793ns physical path delay uart_rx1/SLICE_2285 to SLICE_2426 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 1.107ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2285 to SLICE_2426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R49C71C.CLK to     R49C71C.Q1 uart_rx1/SLICE_2285 (from uart_rx1/UartClk[2])
ROUTE         1     1.271     R49C71C.Q1 to     R38C70C.M0 o_Rx_Byte1_1 (to clk_80mhz)
                  --------
                    1.793   (29.1% logic, 70.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R49C71C.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2426:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R38C70C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.096ns (weighted slack = -3.288ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i5  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i5  (to clk_80mhz +)

   Delay:               1.782ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      1.782ns physical path delay uart_rx1/SLICE_2287 to SLICE_2291 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 1.096ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2287 to SLICE_2291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R48C71B.CLK to     R48C71B.Q1 uart_rx1/SLICE_2287 (from uart_rx1/UartClk[2])
ROUTE         1     1.260     R48C71B.Q1 to     R39C69A.M0 o_Rx_Byte1_5 (to clk_80mhz)
                  --------
                    1.782   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2287:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R48C71B.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2291:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R39C69A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.074ns (weighted slack = -3.222ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i2  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i2_rep_174  (to clk_80mhz +)

   Delay:               1.760ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      1.760ns physical path delay uart_rx1/SLICE_2286 to SLICE_2284 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 1.074ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_2284:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R48C71A.CLK to     R48C71A.Q0 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         2     1.235     R48C71A.Q0 to     R37C71B.M0 o_Rx_Byte1_2 (to clk_80mhz)
                  --------
                    1.760   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R48C71A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2284:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R37C71B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.073ns (weighted slack = -3.219ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i3  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i3_rep_175  (to clk_80mhz +)

   Delay:               1.760ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      1.760ns physical path delay uart_rx1/SLICE_2286 to SLICE_2284 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 1.073ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_2284:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R48C71A.CLK to     R48C71A.Q1 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         2     1.238     R48C71A.Q1 to     R37C71B.M1 o_Rx_Byte1_3 (to clk_80mhz)
                  --------
                    1.760   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R48C71A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2284:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R37C71B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.065ns (weighted slack = -3.195ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i0  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i0  (to clk_80mhz +)

   Delay:               1.751ns  (30.0% logic, 70.0% route), 1 logic levels.

 Constraint Details:

      1.751ns physical path delay uart_rx1/SLICE_2285 to SLICE_2289 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 1.065ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2285 to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R49C71C.CLK to     R49C71C.Q0 uart_rx1/SLICE_2285 (from uart_rx1/UartClk[2])
ROUTE         1     1.226     R49C71C.Q0 to     R38C71D.M0 o_Rx_Byte1_0 (to clk_80mhz)
                  --------
                    1.751   (30.0% logic, 70.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R49C71C.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R38C71D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.050ns (weighted slack = -3.150ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i2  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i2  (to clk_80mhz +)

   Delay:               1.737ns  (30.2% logic, 69.8% route), 1 logic levels.

 Constraint Details:

      1.737ns physical path delay uart_rx1/SLICE_2286 to SLICE_2289 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 1.050ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2286 to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R48C71A.CLK to     R48C71A.Q0 uart_rx1/SLICE_2286 (from uart_rx1/UartClk[2])
ROUTE         2     1.212     R48C71A.Q0 to     R38C71D.M1 o_Rx_Byte1_2 (to clk_80mhz)
                  --------
                    1.737   (30.2% logic, 69.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2329
ROUTE        29     2.951     R59C68A.Q0 to    R48C71A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R38C71D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

Warning:  64.313MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "osc_clk_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY PORT "osc_clk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.786ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.474ns  (42.0% logic, 58.0% route), 77 logic levels.

 Constraint Details:

     35.474ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.786ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.586     R44C44B.F1 to     R42C42A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R42C42A.B1 to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     1.755     R42C43B.F1 to     R42C38A.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R42C38A.A1 to    R42C38A.FCO SLICE_1328
ROUTE         1     0.000    R42C38A.FCO to    R42C38B.FCI n16258
FCITOFCO_D  ---     0.071    R42C38B.FCI to    R42C38B.FCO SLICE_1327
ROUTE         1     0.000    R42C38B.FCO to    R42C38C.FCI n16259
FCITOFCO_D  ---     0.071    R42C38C.FCI to    R42C38C.FCO SLICE_1326
ROUTE         1     0.000    R42C38C.FCO to    R42C38D.FCI n16260
FCITOFCO_D  ---     0.071    R42C38D.FCI to    R42C38D.FCO SLICE_1325
ROUTE         1     0.000    R42C38D.FCO to    R42C39A.FCI n16261
FCITOFCO_D  ---     0.071    R42C39A.FCI to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.474   (42.0% logic, 58.0% route), 77 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.786ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.474ns  (42.0% logic, 58.0% route), 77 logic levels.

 Constraint Details:

     35.474ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.786ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.586     R44C44B.F1 to     R42C42A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R42C42A.B0 to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     1.755     R42C43B.F1 to     R42C38A.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R42C38A.A1 to    R42C38A.FCO SLICE_1328
ROUTE         1     0.000    R42C38A.FCO to    R42C38B.FCI n16258
FCITOFCO_D  ---     0.071    R42C38B.FCI to    R42C38B.FCO SLICE_1327
ROUTE         1     0.000    R42C38B.FCO to    R42C38C.FCI n16259
FCITOFCO_D  ---     0.071    R42C38C.FCI to    R42C38C.FCO SLICE_1326
ROUTE         1     0.000    R42C38C.FCO to    R42C38D.FCI n16260
FCITOFCO_D  ---     0.071    R42C38D.FCI to    R42C38D.FCO SLICE_1325
ROUTE         1     0.000    R42C38D.FCO to    R42C39A.FCI n16261
FCITOFCO_D  ---     0.071    R42C39A.FCI to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.474   (42.0% logic, 58.0% route), 77 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.787ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.473ns  (42.8% logic, 57.2% route), 81 logic levels.

 Constraint Details:

     35.473ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.787ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.301     R44C44B.F1 to     R42C41A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R42C41A.B1 to    R42C41A.FCO SLICE_1240
ROUTE         1     0.000    R42C41A.FCO to    R42C41B.FCI n16282
FCITOFCO_D  ---     0.071    R42C41B.FCI to    R42C41B.FCO SLICE_1239
ROUTE         1     0.000    R42C41B.FCO to    R42C41C.FCI n16283
FCITOFCO_D  ---     0.071    R42C41C.FCI to    R42C41C.FCO SLICE_1237
ROUTE         1     0.000    R42C41C.FCO to    R42C41D.FCI n16284
FCITOFCO_D  ---     0.071    R42C41D.FCI to    R42C41D.FCO SLICE_1236
ROUTE         1     0.000    R42C41D.FCO to    R42C42A.FCI n16285
FCITOFCO_D  ---     0.071    R42C42A.FCI to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     1.755     R42C43B.F1 to     R42C38A.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R42C38A.A1 to    R42C38A.FCO SLICE_1328
ROUTE         1     0.000    R42C38A.FCO to    R42C38B.FCI n16258
FCITOFCO_D  ---     0.071    R42C38B.FCI to    R42C38B.FCO SLICE_1327
ROUTE         1     0.000    R42C38B.FCO to    R42C38C.FCI n16259
FCITOFCO_D  ---     0.071    R42C38C.FCI to    R42C38C.FCO SLICE_1326
ROUTE         1     0.000    R42C38C.FCO to    R42C38D.FCI n16260
FCITOFCO_D  ---     0.071    R42C38D.FCI to    R42C38D.FCO SLICE_1325
ROUTE         1     0.000    R42C38D.FCO to    R42C39A.FCI n16261
FCITOFCO_D  ---     0.071    R42C39A.FCI to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.473   (42.8% logic, 57.2% route), 81 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.454ns  (41.2% logic, 58.8% route), 73 logic levels.

 Constraint Details:

     35.454ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.806ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.586     R44C44B.F1 to     R42C42A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R42C42A.B0 to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     2.019     R42C43B.F1 to     R42C39A.B0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R42C39A.B0 to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.454   (41.2% logic, 58.8% route), 73 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.454ns  (41.2% logic, 58.8% route), 73 logic levels.

 Constraint Details:

     35.454ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.806ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.586     R44C44B.F1 to     R42C42A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R42C42A.B1 to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     2.019     R42C43B.F1 to     R42C39A.B0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R42C39A.B0 to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.454   (41.2% logic, 58.8% route), 73 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.454ns  (41.2% logic, 58.8% route), 73 logic levels.

 Constraint Details:

     35.454ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.806ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.586     R44C44B.F1 to     R42C42A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R42C42A.B1 to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     2.019     R42C43B.F1 to     R42C39A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R42C39A.B1 to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.454   (41.2% logic, 58.8% route), 73 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.454ns  (41.2% logic, 58.8% route), 73 logic levels.

 Constraint Details:

     35.454ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.806ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.586     R44C44B.F1 to     R42C42A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R42C42A.B0 to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     2.019     R42C43B.F1 to     R42C39A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R42C39A.B1 to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.454   (41.2% logic, 58.8% route), 73 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.807ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.453ns  (42.0% logic, 58.0% route), 77 logic levels.

 Constraint Details:

     35.453ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.807ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.301     R44C44B.F1 to     R42C41A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R42C41A.B1 to    R42C41A.FCO SLICE_1240
ROUTE         1     0.000    R42C41A.FCO to    R42C41B.FCI n16282
FCITOFCO_D  ---     0.071    R42C41B.FCI to    R42C41B.FCO SLICE_1239
ROUTE         1     0.000    R42C41B.FCO to    R42C41C.FCI n16283
FCITOFCO_D  ---     0.071    R42C41C.FCI to    R42C41C.FCO SLICE_1237
ROUTE         1     0.000    R42C41C.FCO to    R42C41D.FCI n16284
FCITOFCO_D  ---     0.071    R42C41D.FCI to    R42C41D.FCO SLICE_1236
ROUTE         1     0.000    R42C41D.FCO to    R42C42A.FCI n16285
FCITOFCO_D  ---     0.071    R42C42A.FCI to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     2.019     R42C43B.F1 to     R42C39A.B0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R42C39A.B0 to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.453   (42.0% logic, 58.0% route), 77 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.807ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.453ns  (42.0% logic, 58.0% route), 77 logic levels.

 Constraint Details:

     35.453ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.807ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.660     R39C39D.F1 to     R38C38A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R38C38A.A1 to    R38C38A.FCO SLICE_1212
ROUTE         1     0.000    R38C38A.FCO to    R38C38B.FCI n16321
FCITOFCO_D  ---     0.071    R38C38B.FCI to    R38C38B.FCO SLICE_1211
ROUTE         1     0.000    R38C38B.FCO to    R38C38C.FCI n16322
FCITOFCO_D  ---     0.071    R38C38C.FCI to    R38C38C.FCO SLICE_1210
ROUTE         1     0.000    R38C38C.FCO to    R38C38D.FCI n16323
FCITOFCO_D  ---     0.071    R38C38D.FCI to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.301     R44C44B.F1 to     R42C41A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R42C41A.B1 to    R42C41A.FCO SLICE_1240
ROUTE         1     0.000    R42C41A.FCO to    R42C41B.FCI n16282
FCITOFCO_D  ---     0.071    R42C41B.FCI to    R42C41B.FCO SLICE_1239
ROUTE         1     0.000    R42C41B.FCO to    R42C41C.FCI n16283
FCITOFCO_D  ---     0.071    R42C41C.FCI to    R42C41C.FCO SLICE_1237
ROUTE         1     0.000    R42C41C.FCO to    R42C41D.FCI n16284
FCITOFCO_D  ---     0.071    R42C41D.FCI to    R42C41D.FCO SLICE_1236
ROUTE         1     0.000    R42C41D.FCO to    R42C42A.FCI n16285
FCITOFCO_D  ---     0.071    R42C42A.FCI to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     2.019     R42C43B.F1 to     R42C39A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R42C39A.B1 to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.453   (42.0% logic, 58.0% route), 77 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              35.436ns  (41.5% logic, 58.5% route), 74 logic levels.

 Constraint Details:

     35.436ns physical path delay SLICE_132 to AMDemodulator1/SLICE_1475 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 4.824ns

 Physical Path Details:

      Data path SLICE_132 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R36C42A.CLK to     R36C42A.Q0 SLICE_132 (from CIC1_out_clkSin)
ROUTE        48     1.863     R36C42A.Q0 to     R40C41B.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C41B.B0 to     R40C41B.F0 AMDemodulator1/SLICE_2843
ROUTE         3     1.024     R40C41B.F0 to     R39C40A.C1 n209
C1TOFCO_DE  ---     0.447     R39C40A.C1 to    R39C40A.FCO SLICE_1248
ROUTE         1     0.000    R39C40A.FCO to    R39C40B.FCI n16272
FCITOFCO_D  ---     0.071    R39C40B.FCI to    R39C40B.FCO SLICE_1246
ROUTE         1     0.000    R39C40B.FCO to    R39C40C.FCI n16273
FCITOFCO_D  ---     0.071    R39C40C.FCI to    R39C40C.FCO SLICE_1245
ROUTE         1     0.000    R39C40C.FCO to    R39C40D.FCI n16274
FCITOFCO_D  ---     0.071    R39C40D.FCI to    R39C40D.FCO SLICE_1244
ROUTE         1     0.000    R39C40D.FCO to    R39C41A.FCI n16275
FCITOFCO_D  ---     0.071    R39C41A.FCI to    R39C41A.FCO SLICE_1243
ROUTE         1     0.000    R39C41A.FCO to    R39C41B.FCI n16276
FCITOF1_DE  ---     0.474    R39C41B.FCI to     R39C41B.F1 SLICE_1242
ROUTE        22     1.320     R39C41B.F1 to     R40C41C.B0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R40C41C.B0 to     R40C41C.F0 AMDemodulator1/SLICE_2842
ROUTE         2     0.812     R40C41C.F0 to     R40C40C.A0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R40C40C.A0 to     R40C40C.F1 SLICE_1223
ROUTE        23     1.269     R40C40C.F1 to     R38C40D.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R38C40D.A1 to     R38C40D.F1 AMDemodulator1/SLICE_1479
ROUTE         3     1.028     R38C40D.F1 to     R39C39D.A0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R39C39D.A0 to     R39C39D.F1 SLICE_323
ROUTE        24     1.835     R39C39D.F1 to     R38C38D.B0 d_out_d_11_N_1878_17
C0TOFCO_DE  ---     0.447     R38C38D.B0 to    R38C38D.FCO SLICE_1209
ROUTE         1     0.000    R38C38D.FCO to    R38C39A.FCI n16324
FCITOFCO_D  ---     0.071    R38C39A.FCI to    R38C39A.FCO SLICE_1208
ROUTE         1     0.000    R38C39A.FCO to    R38C39B.FCI n16325
FCITOFCO_D  ---     0.071    R38C39B.FCI to    R38C39B.FCO SLICE_1207
ROUTE         1     0.000    R38C39B.FCO to    R38C39C.FCI n16326
FCITOFCO_D  ---     0.071    R38C39C.FCI to    R38C39C.FCO SLICE_1206
ROUTE         1     0.000    R38C39C.FCO to    R38C39D.FCI n16327
FCITOFCO_D  ---     0.071    R38C39D.FCI to    R38C39D.FCO SLICE_1205
ROUTE         1     0.000    R38C39D.FCO to    R38C40A.FCI n16328
FCITOF1_DE  ---     0.474    R38C40A.FCI to     R38C40A.F1 SLICE_1204
ROUTE        25     1.717     R38C40A.F1 to     R40C44D.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R40C44D.B1 to     R40C44D.F1 AMDemodulator1/SLICE_1478
ROUTE         3     0.583     R40C44D.F1 to     R40C44B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R40C44B.A0 to     R40C44B.F1 SLICE_1344
ROUTE        24     1.399     R40C44B.F1 to     R41C42C.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R41C42C.A1 to    R41C42C.FCO SLICE_412
ROUTE         1     0.000    R41C42C.FCO to    R41C42D.FCI n16381
FCITOFCO_D  ---     0.071    R41C42D.FCI to    R41C42D.FCO SLICE_410
ROUTE         1     0.000    R41C42D.FCO to    R41C43A.FCI n16382
FCITOFCO_D  ---     0.071    R41C43A.FCI to    R41C43A.FCO SLICE_409
ROUTE         1     0.000    R41C43A.FCO to    R41C43B.FCI n16383
FCITOFCO_D  ---     0.071    R41C43B.FCI to    R41C43B.FCO SLICE_399
ROUTE         1     0.000    R41C43B.FCO to    R41C43C.FCI n16384
FCITOFCO_D  ---     0.071    R41C43C.FCI to    R41C43C.FCO SLICE_398
ROUTE         1     0.000    R41C43C.FCO to    R41C43D.FCI n16385
FCITOFCO_D  ---     0.071    R41C43D.FCI to    R41C43D.FCO SLICE_397
ROUTE         1     0.000    R41C43D.FCO to    R41C44A.FCI n16386
FCITOFCO_D  ---     0.071    R41C44A.FCI to    R41C44A.FCO SLICE_396
ROUTE         1     0.000    R41C44A.FCO to    R41C44B.FCI n16387
FCITOF1_DE  ---     0.474    R41C44B.FCI to     R41C44B.F1 SLICE_395
ROUTE        23     1.197     R41C44B.F1 to     R43C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1222
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16307
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1221
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16308
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1220
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16309
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1219
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16310
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1218
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16311
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1217
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16312
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1216
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16313
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1215
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16314
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1214
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16315
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1213
ROUTE        22     1.186     R43C44B.F1 to     R44C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R44C42A.B1 to    R44C42A.FCO SLICE_1342
ROUTE         1     0.000    R44C42A.FCO to    R44C42B.FCI n16244
FCITOFCO_D  ---     0.071    R44C42B.FCI to    R44C42B.FCO SLICE_1341
ROUTE         1     0.000    R44C42B.FCO to    R44C42C.FCI n16245
FCITOFCO_D  ---     0.071    R44C42C.FCI to    R44C42C.FCO SLICE_1340
ROUTE         1     0.000    R44C42C.FCO to    R44C42D.FCI n16246
FCITOFCO_D  ---     0.071    R44C42D.FCI to    R44C42D.FCO SLICE_1339
ROUTE         1     0.000    R44C42D.FCO to    R44C43A.FCI n16247
FCITOFCO_D  ---     0.071    R44C43A.FCI to    R44C43A.FCO SLICE_1338
ROUTE         1     0.000    R44C43A.FCO to    R44C43B.FCI n16248
FCITOFCO_D  ---     0.071    R44C43B.FCI to    R44C43B.FCO SLICE_1337
ROUTE         1     0.000    R44C43B.FCO to    R44C43C.FCI n16249
FCITOFCO_D  ---     0.071    R44C43C.FCI to    R44C43C.FCO SLICE_1333
ROUTE         1     0.000    R44C43C.FCO to    R44C43D.FCI n16250
FCITOFCO_D  ---     0.071    R44C43D.FCI to    R44C43D.FCO SLICE_1331
ROUTE         1     0.000    R44C43D.FCO to    R44C44A.FCI n16251
FCITOFCO_D  ---     0.071    R44C44A.FCI to    R44C44A.FCO SLICE_1330
ROUTE         1     0.000    R44C44A.FCO to    R44C44B.FCI n16252
FCITOF1_DE  ---     0.474    R44C44B.FCI to     R44C44B.F1 SLICE_1329
ROUTE        21     1.586     R44C44B.F1 to     R42C42A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R42C42A.B1 to    R42C42A.FCO SLICE_1235
ROUTE         1     0.000    R42C42A.FCO to    R42C42B.FCI n16286
FCITOFCO_D  ---     0.071    R42C42B.FCI to    R42C42B.FCO SLICE_1234
ROUTE         1     0.000    R42C42B.FCO to    R42C42C.FCI n16287
FCITOFCO_D  ---     0.071    R42C42C.FCI to    R42C42C.FCO SLICE_1233
ROUTE         1     0.000    R42C42C.FCO to    R42C42D.FCI n16288
FCITOFCO_D  ---     0.071    R42C42D.FCI to    R42C42D.FCO SLICE_1232
ROUTE         1     0.000    R42C42D.FCO to    R42C43A.FCI n16289
FCITOFCO_D  ---     0.071    R42C43A.FCI to    R42C43A.FCO SLICE_1231
ROUTE         1     0.000    R42C43A.FCO to    R42C43B.FCI n16290
FCITOF1_DE  ---     0.474    R42C43B.FCI to     R42C43B.F1 SLICE_1230
ROUTE        20     1.755     R42C43B.F1 to     R42C38A.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R42C38A.A1 to    R42C38A.FCO SLICE_1328
ROUTE         1     0.000    R42C38A.FCO to    R42C38B.FCI n16258
FCITOFCO_D  ---     0.071    R42C38B.FCI to    R42C38B.FCO SLICE_1327
ROUTE         1     0.000    R42C38B.FCO to    R42C38C.FCI n16259
FCITOFCO_D  ---     0.071    R42C38C.FCI to    R42C38C.FCO SLICE_1326
ROUTE         1     0.000    R42C38C.FCO to    R42C38D.FCI n16260
FCITOFCO_D  ---     0.071    R42C38D.FCI to    R42C38D.FCO SLICE_1325
ROUTE         1     0.000    R42C38D.FCO to    R42C39A.FCI n16261
FCITOFCO_D  ---     0.071    R42C39A.FCI to    R42C39A.FCO SLICE_1324
ROUTE         1     0.000    R42C39A.FCO to    R42C39B.FCI n16262
FCITOFCO_D  ---     0.071    R42C39B.FCI to    R42C39B.FCO SLICE_1253
ROUTE         1     0.000    R42C39B.FCO to    R42C39C.FCI n16263
FCITOFCO_D  ---     0.071    R42C39C.FCI to    R42C39C.FCO SLICE_1252
ROUTE         1     0.000    R42C39C.FCO to    R42C39D.FCI n16264
FCITOFCO_D  ---     0.071    R42C39D.FCI to    R42C39D.FCO SLICE_1251
ROUTE         1     0.000    R42C39D.FCO to    R42C40A.FCI n16265
FCITOFCO_D  ---     0.071    R42C40A.FCI to    R42C40A.FCO SLICE_1250
ROUTE         1     0.000    R42C40A.FCO to    R42C40B.FCI n16266
FCITOF1_DE  ---     0.474    R42C40B.FCI to     R42C40B.F1 SLICE_1249
ROUTE         6     1.023     R42C40B.F1 to     R41C39A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R41C39A.B1 to    R41C39A.FCO SLICE_772
ROUTE         1     0.000    R41C39A.FCO to    R41C39B.FCI n16366
FCITOFCO_D  ---     0.071    R41C39B.FCI to    R41C39B.FCO SLICE_429
ROUTE         1     0.000    R41C39B.FCO to    R41C39C.FCI n16367
FCITOFCO_D  ---     0.071    R41C39C.FCI to    R41C39C.FCO SLICE_427
ROUTE         1     0.000    R41C39C.FCO to    R41C39D.FCI n16368
FCITOFCO_D  ---     0.071    R41C39D.FCI to    R41C39D.FCO SLICE_425
ROUTE         1     0.000    R41C39D.FCO to    R41C40A.FCI n16369
FCITOFCO_D  ---     0.071    R41C40A.FCI to    R41C40A.FCO SLICE_424
ROUTE         1     0.000    R41C40A.FCO to    R41C40B.FCI n16370
FCITOFCO_D  ---     0.071    R41C40B.FCI to    R41C40B.FCO SLICE_423
ROUTE         1     0.000    R41C40B.FCO to    R41C40C.FCI n16371
FCITOFCO_D  ---     0.071    R41C40C.FCI to    R41C40C.FCO SLICE_421
ROUTE         1     0.000    R41C40C.FCO to    R41C40D.FCI n16372
FCITOFCO_D  ---     0.071    R41C40D.FCI to    R41C40D.FCO SLICE_420
ROUTE         1     0.000    R41C40D.FCO to    R41C41A.FCI n16373
FCITOF1_DE  ---     0.474    R41C41A.FCI to     R41C41A.F1 SLICE_418
ROUTE         1     1.145     R41C41A.F1 to     R44C39C.B0 d_out_d_11_N_2353_17
CTOF_DEL    ---     0.236     R44C39C.B0 to     R44C39C.F0 AMDemodulator1/SLICE_1475
ROUTE         1     0.000     R44C39C.F0 to    R44C39C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   35.436   (41.5% logic, 58.5% route), 74 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1523 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R36C42A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1523 to AMDemodulator1/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     2.942     R59C67A.Q0 to    R44C39C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

Report:   28.398MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |   83.333 MHz|   64.313 MHz|   1 *
                                        |             |             |
FREQUENCY NET "osc_clk_c" 25.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "osc_clk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|   28.398 MHz|  77  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2329.Q0   Loads: 29
   Covered under: FREQUENCY PORT "osc_clk" 25.000000 MHz ;

Clock Domain: osc_clk_c   Source: osc_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP   Loads: 1583
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2329.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1523.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: PLL1/CLKFB_t   Source: PLL1/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1523.Q0   Loads: 39
   Covered under: FREQUENCY PORT "osc_clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "osc_clk" 25.000000 MHz ;   Transfers: 24


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 22  Score: 59049
Cumulative negative slack: 59049

Constraints cover 2411330524 paths, 5 nets, and 15886 connections (99.86% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Oct 31 10:32:26 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/OriginalVersion/promote.xml OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_80mhz" 83.333333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "osc_clk_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY PORT "osc_clk" 25.000000 MHz (24 errors)</FONT></A></LI>
</FONT>            4096 items scored, 24 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from clk_80mhz +)
   Destination:    FF         Data in        Mixer1/RFInR_14  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay Mixer1/SLICE_1557 to Mixer1/SLICE_1557 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path Mixer1/SLICE_1557 to Mixer1/SLICE_1557:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R45C124A.CLK to    R45C124A.Q1 Mixer1/SLICE_1557 (from clk_80mhz)
ROUTE         2     0.131    R45C124A.Q1 to    R45C124A.M0 DiffOut_c (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to Mixer1/SLICE_1557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R45C124A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to Mixer1/SLICE_1557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R45C124A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i8  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i8  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay CIC1Sin/SLICE_2179 to CIC1Sin/SLICE_2070 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2179 to CIC1Sin/SLICE_2070:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R38C35C.CLK to     R38C35C.Q1 CIC1Sin/SLICE_2179 (from clk_80mhz)
ROUTE         2     0.131     R38C35C.Q1 to     R38C35D.M1 d_tmp_8 (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R38C35C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2070:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R38C35D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_55  (from clk_80mhz +)
   Destination:    FF         Data in        SinCos1/FF_27  (to clk_80mhz +)

   Delay:               0.295ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay SinCos1/SLICE_1604 to SinCos1/SLICE_1604 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SinCos1/SLICE_1604 to SinCos1/SLICE_1604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C57A.CLK to     R44C57A.Q1 SinCos1/SLICE_1604 (from clk_80mhz)
ROUTE         3     0.132     R44C57A.Q1 to     R44C57A.M0 SinCos1/mx_ctrl_r_1 (to clk_80mhz)
                  --------
                    0.295   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SinCos1/SLICE_1604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C57A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SinCos1/SLICE_1604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C57A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d2_i66  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d2_i66  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1125 to SLICE_1125 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1125 to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C60A.CLK to     R42C60A.Q0 SLICE_1125 (from clk_80mhz)
ROUTE         4     0.057     R42C60A.Q0 to     R42C60A.D0 d2_66
CTOF_DEL    ---     0.076     R42C60A.D0 to     R42C60A.F0 SLICE_1125
ROUTE         1     0.000     R42C60A.F0 to    R42C60A.DI0 d2_71_N_490_66 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C60A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C60A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d2_i58  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d2_i58  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1129 to SLICE_1129 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1129 to SLICE_1129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C59A.CLK to     R42C59A.Q0 SLICE_1129 (from clk_80mhz)
ROUTE         4     0.057     R42C59A.Q0 to     R42C59A.D0 d2_58
CTOF_DEL    ---     0.076     R42C59A.D0 to     R42C59A.F0 SLICE_1129
ROUTE         1     0.000     R42C59A.F0 to    R42C59A.DI0 d2_71_N_490_58 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_1129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C59A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_1129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C59A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d2_i44  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d2_i44  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1136 to SLICE_1136 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1136 to SLICE_1136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C57B.CLK to     R42C57B.Q0 SLICE_1136 (from clk_80mhz)
ROUTE         4     0.057     R42C57B.Q0 to     R42C57B.D0 d2_44
CTOF_DEL    ---     0.076     R42C57B.D0 to     R42C57B.F0 SLICE_1136
ROUTE         1     0.000     R42C57B.F0 to    R42C57B.DI0 d2_71_N_490_44 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_1136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C57B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_1136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C57B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d2_i42  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d2_i42  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1137 to SLICE_1137 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1137 to SLICE_1137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C57A.CLK to     R42C57A.Q0 SLICE_1137 (from clk_80mhz)
ROUTE         4     0.057     R42C57A.Q0 to     R42C57A.D0 d2_42
CTOF_DEL    ---     0.076     R42C57A.D0 to     R42C57A.F0 SLICE_1137
ROUTE         1     0.000     R42C57A.F0 to    R42C57A.DI0 d2_71_N_490_42 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_1137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C57A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_1137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C57A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d5_i68  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Cos/d5_i68  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1334 to SLICE_1334 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1334 to SLICE_1334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R24C53B.CLK to     R24C53B.Q0 SLICE_1334 (from clk_80mhz)
ROUTE         3     0.057     R24C53B.Q0 to     R24C53B.D0 d5_68_adj_3209
CTOF_DEL    ---     0.076     R24C53B.D0 to     R24C53B.F0 SLICE_1334
ROUTE         1     0.000     R24C53B.F0 to    R24C53B.DI0 d5_71_N_706_68_adj_4163 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_1334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R24C53B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_1334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R24C53B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d5_i66  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Cos/d5_i66  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1335 to SLICE_1335 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1335 to SLICE_1335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R24C53A.CLK to     R24C53A.Q0 SLICE_1335 (from clk_80mhz)
ROUTE         3     0.057     R24C53A.Q0 to     R24C53A.D0 d5_66_adj_3211
CTOF_DEL    ---     0.076     R24C53A.D0 to     R24C53A.F0 SLICE_1335
ROUTE         1     0.000     R24C53A.F0 to    R24C53A.DI0 d5_71_N_706_66_adj_4165 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_1335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R24C53A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_1335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R24C53A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d5_i52  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Cos/d5_i52  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_176 to SLICE_176 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_176 to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R24C51B.CLK to     R24C51B.Q0 SLICE_176 (from clk_80mhz)
ROUTE         3     0.057     R24C51B.Q0 to     R24C51B.D0 d5_52_adj_3225
CTOF_DEL    ---     0.076     R24C51B.D0 to     R24C51B.F0 SLICE_176
ROUTE         1     0.000     R24C51B.F0 to    R24C51B.DI0 d5_71_N_706_52_adj_4179 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R24C51B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R24C51B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "osc_clk_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY PORT "osc_clk" 25.000000 MHz ;
            4096 items scored, 24 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i0  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataB_i0  (to CIC1_out_clkSin +)

   Delay:               0.457ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.457ns physical path delay CIC1Sin/SLICE_1519 to AMDemodulator1/SLICE_1463 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.866ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1519 to AMDemodulator1/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R37C45A.CLK to     R37C45A.Q0 CIC1Sin/SLICE_1519 (from clk_80mhz)
ROUTE         1     0.293     R37C45A.Q0 to     R37C41A.M0 CIC1_outSin_0 (to CIC1_out_clkSin)
                  --------
                    0.457   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Sin/SLICE_1519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R37C45A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R37C41A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.849ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i1  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataB_i1  (to CIC1_out_clkSin +)

   Delay:               0.474ns  (34.6% logic, 65.4% route), 1 logic levels.

 Constraint Details:

      0.474ns physical path delay CIC1Sin/SLICE_1520 to AMDemodulator1/SLICE_1463 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.849ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1520 to AMDemodulator1/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R37C45C.CLK to     R37C45C.Q0 CIC1Sin/SLICE_1520 (from clk_80mhz)
ROUTE         1     0.310     R37C45C.Q0 to     R37C41A.M1 CIC1_outSin_1 (to CIC1_out_clkSin)
                  --------
                    0.474   (34.6% logic, 65.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Sin/SLICE_1520:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R37C45C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R37C41A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i0  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i0  (to CIC1_out_clkSin +)

   Delay:               0.484ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.484ns physical path delay CIC1Cos/SLICE_1510 to AMDemodulator1/SLICE_1469 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.839ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1510 to AMDemodulator1/SLICE_1469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C64B.CLK to     R36C64B.Q0 CIC1Cos/SLICE_1510 (from clk_80mhz)
ROUTE         1     0.320     R36C64B.Q0 to     R36C55D.M0 CIC1_outCos_0 (to CIC1_out_clkSin)
                  --------
                    0.484   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Cos/SLICE_1510:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C64B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1469:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R36C55D.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i11  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i11  (to CIC1_out_clkSin +)

   Delay:               0.484ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.484ns physical path delay SLICE_1518 to AMDemodulator1/SLICE_1474 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.839ns

 Physical Path Details:

      Data path SLICE_1518 to AMDemodulator1/SLICE_1474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C65A.CLK to     R36C65A.Q0 SLICE_1518 (from clk_80mhz)
ROUTE         1     0.320     R36C65A.Q0 to     R36C56A.M1 CIC1_outCos_11 (to CIC1_out_clkSin)
                  --------
                    0.484   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to SLICE_1518:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C65A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R36C56A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i1  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i1  (to CIC1_out_clkSin +)

   Delay:               0.484ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.484ns physical path delay CIC1Cos/SLICE_1511 to AMDemodulator1/SLICE_1469 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.839ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1511 to AMDemodulator1/SLICE_1469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C64C.CLK to     R36C64C.Q0 CIC1Cos/SLICE_1511 (from clk_80mhz)
ROUTE         1     0.320     R36C64C.Q0 to     R36C55D.M1 CIC1_outCos_1 (to CIC1_out_clkSin)
                  --------
                    0.484   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Cos/SLICE_1511:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C64C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1469:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R36C55D.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i3  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataB_i3  (to CIC1_out_clkSin +)

   Delay:               0.487ns  (33.5% logic, 66.5% route), 1 logic levels.

 Constraint Details:

      0.487ns physical path delay CIC1Sin/SLICE_1521 to AMDemodulator1/SLICE_1464 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.836ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1521 to AMDemodulator1/SLICE_1464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R36C45C.CLK to     R36C45C.Q1 CIC1Sin/SLICE_1521 (from clk_80mhz)
ROUTE         1     0.324     R36C45C.Q1 to     R35C40D.M1 CIC1_outSin_3 (to CIC1_out_clkSin)
                  --------
                    0.487   (33.5% logic, 66.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Sin/SLICE_1521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C45C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1464:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R35C40D.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i2  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataB_i2  (to CIC1_out_clkSin +)

   Delay:               0.509ns  (32.2% logic, 67.8% route), 1 logic levels.

 Constraint Details:

      0.509ns physical path delay CIC1Sin/SLICE_1521 to AMDemodulator1/SLICE_1464 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.814ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1521 to AMDemodulator1/SLICE_1464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C45C.CLK to     R36C45C.Q0 CIC1Sin/SLICE_1521 (from clk_80mhz)
ROUTE         1     0.345     R36C45C.Q0 to     R35C40D.M0 CIC1_outSin_2 (to CIC1_out_clkSin)
                  --------
                    0.509   (32.2% logic, 67.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Sin/SLICE_1521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C45C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1464:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R35C40D.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i10  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i10  (to CIC1_out_clkSin +)

   Delay:               0.551ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.551ns physical path delay SLICE_1517 to AMDemodulator1/SLICE_1474 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.772ns

 Physical Path Details:

      Data path SLICE_1517 to AMDemodulator1/SLICE_1474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C65B.CLK to     R36C65B.Q0 SLICE_1517 (from clk_80mhz)
ROUTE         1     0.387     R36C65B.Q0 to     R36C56A.M0 CIC1_outCos_10 (to CIC1_out_clkSin)
                  --------
                    0.551   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to SLICE_1517:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C65B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R36C56A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.769ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i10  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataB_i10  (to CIC1_out_clkSin +)

   Delay:               0.554ns  (29.6% logic, 70.4% route), 1 logic levels.

 Constraint Details:

      0.554ns physical path delay CIC1Sin/SLICE_1554 to AMDemodulator1/SLICE_1468 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.769ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1554 to AMDemodulator1/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C47A.CLK to     R39C47A.Q0 CIC1Sin/SLICE_1554 (from clk_80mhz)
ROUTE         2     0.390     R39C47A.Q0 to     R37C40B.M0 MYLED_0_4 (to CIC1_out_clkSin)
                  --------
                    0.554   (29.6% logic, 70.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Sin/SLICE_1554:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R39C47A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R37C40B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i11  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataB_i11  (to CIC1_out_clkSin +)

   Delay:               0.636ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.636ns physical path delay CIC1Sin/SLICE_1555 to AMDemodulator1/SLICE_1468 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.687ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1555 to AMDemodulator1/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C47C.CLK to     R40C47C.Q0 CIC1Sin/SLICE_1555 (from clk_80mhz)
ROUTE         2     0.472     R40C47C.Q0 to     R37C40B.M1 MYLED_0_5 (to CIC1_out_clkSin)
                  --------
                    0.636   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc_clk to CIC1Sin/SLICE_1555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R40C47C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path osc_clk to AMDemodulator1/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI osc_clk
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI osc_clk_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1523
ROUTE        39     1.011     R59C67A.Q0 to    R37C40B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB PLL1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB PLL1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |     0.000 ns|     0.176 ns|   1  
                                        |             |             |
FREQUENCY NET "osc_clk_c" 25.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "osc_clk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2329.Q0   Loads: 29
   Covered under: FREQUENCY PORT "osc_clk" 25.000000 MHz ;

Clock Domain: osc_clk_c   Source: osc_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP   Loads: 1583
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2329.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1523.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: PLL1/CLKFB_t   Source: PLL1/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1523.Q0   Loads: 39
   Covered under: FREQUENCY PORT "osc_clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "osc_clk" 25.000000 MHz ;   Transfers: 24


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 24  Score: 15564
Cumulative negative slack: 15564

Constraints cover 2411330524 paths, 5 nets, and 15886 connections (99.86% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 22 (setup), 24 (hold)
Score: 59049 (setup), 15564 (hold)
Cumulative negative slack: 74613 (59049+15564)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
