<profile>

<section name = "Vivado HLS Report for 'rcReceiver'" level="0">
<item name = "Date">Fri May 31 16:28:36 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">RC_Receiver</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Target initiation interval">1</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">27, 27, 23, 23, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 24, 0, 1925</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">12, 54, 2113, 1383</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 462</column>
<column name="Register">-, -, 1341, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">4, 35, 3, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="rcReceiver_CTRL_s_axi_U">rcReceiver_CTRL_s_axi, 2, 0, 116, 110</column>
<column name="rcReceiver_OUT_r_m_axi_U">rcReceiver_OUT_r_m_axi, 2, 0, 537, 677</column>
<column name="rcReceiver_TEST_s_axi_U">rcReceiver_TEST_s_axi, 8, 0, 110, 110</column>
<column name="rcReceiver_mul_45bkb_U1">rcReceiver_mul_45bkb, 0, 9, 225, 81</column>
<column name="rcReceiver_mul_45bkb_U2">rcReceiver_mul_45bkb, 0, 9, 225, 81</column>
<column name="rcReceiver_mul_45bkb_U3">rcReceiver_mul_45bkb, 0, 9, 225, 81</column>
<column name="rcReceiver_mul_45bkb_U4">rcReceiver_mul_45bkb, 0, 9, 225, 81</column>
<column name="rcReceiver_mul_45bkb_U5">rcReceiver_mul_45bkb, 0, 9, 225, 81</column>
<column name="rcReceiver_mul_45bkb_U6">rcReceiver_mul_45bkb, 0, 9, 225, 81</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_12_fu_1288_p2">*, 4, 0, 22, 33, 17</column>
<column name="p_Val2_17_fu_1460_p2">*, 4, 0, 22, 33, 17</column>
<column name="p_Val2_1_fu_880_p2">*, 4, 0, 22, 33, 17</column>
<column name="p_Val2_20_fu_1632_p2">*, 4, 0, 22, 33, 17</column>
<column name="p_Val2_4_fu_993_p2">*, 4, 0, 22, 33, 17</column>
<column name="p_Val2_8_fu_1116_p2">*, 4, 0, 22, 33, 17</column>
<column name="p_Val2_13_fu_1701_p2">+, 0, 0, 26, 19, 18</column>
<column name="p_Val2_18_fu_1789_p2">+, 0, 0, 26, 19, 18</column>
<column name="p_Val2_21_fu_1860_p2">+, 0, 0, 26, 19, 18</column>
<column name="p_Val2_2_fu_1238_p2">+, 0, 0, 26, 19, 18</column>
<column name="p_Val2_5_fu_1410_p2">+, 0, 0, 26, 19, 18</column>
<column name="p_Val2_9_fu_1582_p2">+, 0, 0, 26, 19, 18</column>
<column name="r_V_1_fu_950_p2">+, 0, 0, 35, 28, 25</column>
<column name="r_V_2_fu_1063_p2">+, 0, 0, 35, 28, 25</column>
<column name="r_V_3_fu_1186_p2">+, 0, 0, 35, 28, 25</column>
<column name="r_V_4_fu_1358_p2">+, 0, 0, 35, 28, 25</column>
<column name="r_V_5_fu_1530_p2">+, 0, 0, 35, 28, 25</column>
<column name="r_V_fu_846_p2">+, 0, 0, 35, 28, 25</column>
<column name="tmp_12_fu_1981_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_28_fu_1997_p2">+, 0, 0, 39, 32, 1</column>
<column name="neg_mul1_fu_1205_p2">-, 0, 0, 98, 1, 91</column>
<column name="neg_mul2_fu_1377_p2">-, 0, 0, 98, 1, 91</column>
<column name="neg_mul3_fu_1549_p2">-, 0, 0, 98, 1, 91</column>
<column name="neg_mul4_fu_1756_p2">-, 0, 0, 98, 1, 91</column>
<column name="neg_mul5_fu_1668_p2">-, 0, 0, 98, 1, 91</column>
<column name="neg_mul_fu_1827_p2">-, 0, 0, 98, 1, 91</column>
<column name="neg_ti1_fu_1226_p2">-, 0, 0, 26, 1, 19</column>
<column name="neg_ti2_fu_1398_p2">-, 0, 0, 26, 1, 19</column>
<column name="neg_ti3_fu_1570_p2">-, 0, 0, 26, 1, 19</column>
<column name="neg_ti4_fu_1689_p2">-, 0, 0, 26, 1, 19</column>
<column name="neg_ti9_fu_1777_p2">-, 0, 0, 26, 1, 19</column>
<column name="neg_ti_fu_1848_p2">-, 0, 0, 26, 1, 19</column>
<column name="ap_block_state17_pp0_stage16_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1692">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1697">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_477">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_600_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp1_fu_1915_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_fu_1876_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="tmp_146_4_fu_1312_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="tmp_146_5_fu_1484_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="tmp_150_1_fu_904_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="tmp_150_2_fu_1017_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="tmp_150_3_fu_1140_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="tmp_151_1_fu_910_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_151_2_fu_1023_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_151_3_fu_1146_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_151_4_fu_1318_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_151_5_fu_1490_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_1_i6_fu_1920_p2">icmp, 0, 0, 13, 16, 13</column>
<column name="tmp_29_fu_800_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="tmp_30_fu_806_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_fu_563_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="tmp_s_fu_594_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_11_fu_679_p2">or, 0, 0, 10, 10, 10</column>
<column name="tmp_25_fu_780_p2">or, 0, 0, 9, 9, 9</column>
<column name="tmp_31_fu_812_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_37_fu_916_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_39_fu_1029_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_41_fu_1152_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_43_fu_1324_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_45_fu_1496_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_v1_v_fu_1392_p3">select, 0, 0, 19, 1, 19</column>
<column name="p_v2_v_fu_1564_p3">select, 0, 0, 19, 1, 19</column>
<column name="p_v3_v_fu_1683_p3">select, 0, 0, 19, 1, 19</column>
<column name="p_v4_v_fu_1771_p3">select, 0, 0, 19, 1, 19</column>
<column name="p_v5_v_fu_1842_p3">select, 0, 0, 19, 1, 19</column>
<column name="p_v_v_fu_1220_p3">select, 0, 0, 19, 1, 19</column>
<column name="tmp_103_cast_fu_1925_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_32_cast_fu_818_p3">select, 0, 0, 9, 1, 8</column>
<column name="tmp_32_fu_826_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_38_fu_1232_p3">select, 0, 0, 19, 1, 19</column>
<column name="tmp_40_fu_930_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_47_cast_fu_922_p3">select, 0, 0, 9, 1, 8</column>
<column name="tmp_60_fu_1404_p3">select, 0, 0, 19, 1, 19</column>
<column name="tmp_61_fu_1043_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_66_fu_1576_p3">select, 0, 0, 19, 1, 19</column>
<column name="tmp_67_cast_fu_1035_p3">select, 0, 0, 9, 1, 8</column>
<column name="tmp_67_fu_1166_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_72_fu_1695_p3">select, 0, 0, 19, 1, 19</column>
<column name="tmp_73_fu_1338_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_76_cast_fu_1158_p3">select, 0, 0, 9, 1, 8</column>
<column name="tmp_78_fu_1783_p3">select, 0, 0, 19, 1, 19</column>
<column name="tmp_79_fu_1510_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_84_fu_1854_p3">select, 0, 0, 19, 1, 19</column>
<column name="tmp_85_cast_fu_1330_p3">select, 0, 0, 9, 1, 8</column>
<column name="tmp_87_fu_1933_p3">select, 0, 0, 3, 1, 2</column>
<column name="tmp_94_cast_fu_1502_p3">select, 0, 0, 9, 1, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUT_r_WDATA">38, 7, 16, 112</column>
<column name="OUT_r_blk_n_AW">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_B">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_W">9, 2, 1, 2</column>
<column name="SBUS_data_address0">56, 13, 5, 65</column>
<column name="ap_NS_iter0_fsm">113, 24, 23, 552</column>
<column name="ap_NS_iter1_fsm">38, 7, 6, 42</column>
<column name="ap_phi_mux_p_Val2_29_phi_fu_508_p4">15, 3, 11, 33</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_23_reg_514">9, 2, 11, 22</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_24_reg_523">9, 2, 11, 22</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_25_reg_533">9, 2, 11, 22</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_26_reg_543">9, 2, 11, 22</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_27_reg_553">9, 2, 11, 22</column>
<column name="ap_sig_ioackin_OUT_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUT_r_WREADY">9, 2, 1, 2</column>
<column name="test_V_address0">56, 13, 12, 156</column>
<column name="test_V_d0">56, 13, 32, 416</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SBUS_data_load_1_reg_2066">8, 0, 8, 0</column>
<column name="SBUS_data_load_2_reg_2076">8, 0, 8, 0</column>
<column name="SBUS_data_load_3_reg_2014">8, 0, 8, 0</column>
<column name="SBUS_data_load_4_reg_2025">8, 0, 8, 0</column>
<column name="SBUS_data_load_5_reg_2087">8, 0, 8, 0</column>
<column name="SBUS_data_load_6_reg_2098">8, 0, 8, 0</column>
<column name="SBUS_data_load_7_reg_2035">8, 0, 8, 0</column>
<column name="SBUS_data_load_8_reg_2051">8, 0, 8, 0</column>
<column name="SBUS_data_load_9_reg_2109">8, 0, 8, 0</column>
<column name="agg_result_i5_reg_2493">16, 0, 16, 0</column>
<column name="ap_CS_iter0_fsm">23, 0, 23, 0</column>
<column name="ap_CS_iter1_fsm">6, 0, 6, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_23_reg_514">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_24_reg_523">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_25_reg_533">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_26_reg_543">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_Val2_27_reg_553">11, 0, 11, 0</column>
<column name="ap_reg_ioackin_OUT_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUT_r_WREADY">1, 0, 1, 0</column>
<column name="channels_0">11, 0, 11, 0</column>
<column name="channels_1">11, 0, 11, 0</column>
<column name="channels_2">11, 0, 11, 0</column>
<column name="channels_3">11, 0, 11, 0</column>
<column name="channels_4">11, 0, 11, 0</column>
<column name="channels_5">11, 0, 11, 0</column>
<column name="errors">32, 0, 32, 0</column>
<column name="icmp_reg_2498">1, 0, 1, 0</column>
<column name="lost">32, 0, 32, 0</column>
<column name="mul1_reg_2254">91, 0, 91, 0</column>
<column name="mul2_reg_2302">91, 0, 91, 0</column>
<column name="mul3_reg_2441">91, 0, 91, 0</column>
<column name="mul4_reg_2350">91, 0, 91, 0</column>
<column name="mul5_reg_2398">91, 0, 91, 0</column>
<column name="mul_reg_2467">91, 0, 91, 0</column>
<column name="or_cond_reg_2154">1, 0, 1, 0</column>
<column name="or_cond_reg_2154_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="p_Val2_10_reg_2392">16, 0, 16, 0</column>
<column name="p_Val2_15_reg_2435">16, 0, 16, 0</column>
<column name="p_Val2_24_reg_523">11, 0, 11, 0</column>
<column name="p_Val2_25_reg_533">11, 0, 11, 0</column>
<column name="p_Val2_26_reg_543">11, 0, 11, 0</column>
<column name="p_Val2_27_reg_553">11, 0, 11, 0</column>
<column name="p_Val2_28_reg_2296">16, 0, 16, 0</column>
<column name="p_Val2_6_reg_2344">16, 0, 16, 0</column>
<column name="r_V_1_reg_2208">12, 0, 28, 16</column>
<column name="r_V_2_reg_2239">12, 0, 28, 16</column>
<column name="r_V_3_reg_2281">12, 0, 28, 16</column>
<column name="r_V_4_reg_2329">12, 0, 28, 16</column>
<column name="r_V_5_reg_2377">12, 0, 28, 16</column>
<column name="r_V_reg_2183">12, 0, 28, 16</column>
<column name="tmp_27_reg_2193">1, 0, 1, 0</column>
<column name="tmp_27_reg_2193_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="tmp_33_reg_2197">29, 0, 29, 0</column>
<column name="tmp_34_reg_2202">1, 0, 1, 0</column>
<column name="tmp_36_reg_2259">19, 0, 19, 0</column>
<column name="tmp_42_reg_2228">29, 0, 29, 0</column>
<column name="tmp_44_reg_2233">1, 0, 1, 0</column>
<column name="tmp_59_reg_2307">19, 0, 19, 0</column>
<column name="tmp_62_reg_2270">29, 0, 29, 0</column>
<column name="tmp_63_reg_2275">1, 0, 1, 0</column>
<column name="tmp_65_reg_2355">19, 0, 19, 0</column>
<column name="tmp_68_reg_2318">29, 0, 29, 0</column>
<column name="tmp_69_reg_2323">1, 0, 1, 0</column>
<column name="tmp_71_reg_2403">19, 0, 19, 0</column>
<column name="tmp_74_reg_2366">29, 0, 29, 0</column>
<column name="tmp_75_reg_2371">1, 0, 1, 0</column>
<column name="tmp_77_reg_2446">19, 0, 19, 0</column>
<column name="tmp_80_reg_2414">29, 0, 29, 0</column>
<column name="tmp_81_reg_2419">1, 0, 1, 0</column>
<column name="tmp_83_reg_2472">19, 0, 19, 0</column>
<column name="tmp_85_reg_2478">4, 0, 4, 0</column>
<column name="tmp_86_reg_2504">5, 0, 5, 0</column>
<column name="tmp_87_reg_2519">2, 0, 2, 0</column>
<column name="tmp_reg_2061">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, array</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, array</column>
<column name="s_axi_TEST_AWVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_WVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WDATA">in, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_WSTRB">in, 4, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_RVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RDATA">out, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_RRESP">out, 2, s_axi, TEST, array</column>
<column name="s_axi_TEST_BVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BRESP">out, 2, s_axi, TEST, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, rcReceiver, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, rcReceiver, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, rcReceiver, return value</column>
<column name="m_axi_OUT_r_AWVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WDATA">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WSTRB">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WLAST">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RDATA">in, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RLAST">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RUSER">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BUSER">in, 1, m_axi, OUT_r, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'OUT_req', RC_Receiver/RC_Receiver.cpp:74">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;OUT_r&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
