$comment
	File created using the following command:
		vcd file Exercise_7.msim.vcd -direction
$end
$date
	Sat May 21 19:27:09 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module code_lock_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " code [3:0] $end
$var reg 1 # enter $end
$var reg 1 $ reset $end
$var wire 1 % failed $end
$var wire 1 & lock $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clk~combout $end
$var wire 1 / clk~clkctrl_outclk $end
$var wire 1 0 code_lock_fsm|Equal1~0_combout $end
$var wire 1 1 code_lock_fsm|Equal0~0_combout $end
$var wire 1 2 code_lock_fsm|Selector5~0_combout $end
$var wire 1 3 reset~combout $end
$var wire 1 4 reset~clkctrl_outclk $end
$var wire 1 5 code_lock_fsm|state.wrong_code~regout $end
$var wire 1 6 code_lock_fsm|err_event~0_combout $end
$var wire 1 7 code_lock_fsm|err_event~1_combout $end
$var wire 1 8 code_lock_fsm|err_event~2_combout $end
$var wire 1 9 code_lock_fsm|err_event~regout $end
$var wire 1 : wrong_code|state.err_0~feeder_combout $end
$var wire 1 ; wrong_code|state.err_0~regout $end
$var wire 1 < wrong_code|state.err_1~0_combout $end
$var wire 1 = wrong_code|state.err_1~regout $end
$var wire 1 > wrong_code|state.err_2~regout $end
$var wire 1 ? wrong_code|state.err_3~0_combout $end
$var wire 1 @ wrong_code|state.err_3~regout $end
$var wire 1 A code_lock_fsm|Selector0~0_combout $end
$var wire 1 B code_lock_fsm|Selector0~1_combout $end
$var wire 1 C code_lock_fsm|state.idle~regout $end
$var wire 1 D enter~combout $end
$var wire 1 E synchronizer|sync1:resync[1]~0_combout $end
$var wire 1 F synchronizer|sync1:resync[1]~regout $end
$var wire 1 G synchronizer|sync1:resync[2]~feeder_combout $end
$var wire 1 H synchronizer|sync1:resync[2]~regout $end
$var wire 1 I synchronizer|sync1:resync[3]~regout $end
$var wire 1 J synchronizer|rise~0_combout $end
$var wire 1 K synchronizer|rise~regout $end
$var wire 1 L code_lock_fsm|Selector1~0_combout $end
$var wire 1 M code_lock_fsm|state.ev_code1~regout $end
$var wire 1 N code_lock_fsm|Selector2~0_combout $end
$var wire 1 O code_lock_fsm|state.get_code2~regout $end
$var wire 1 P code_lock_fsm|Selector3~0_combout $end
$var wire 1 Q code_lock_fsm|state.ev_code2~regout $end
$var wire 1 R code_lock_fsm|Selector4~0_combout $end
$var wire 1 S code_lock_fsm|state.unlocked~regout $end
$var wire 1 T code~combout [3] $end
$var wire 1 U code~combout [2] $end
$var wire 1 V code~combout [1] $end
$var wire 1 W code~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
0%
1&
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
09
1:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0W
0V
0U
0T
$end
#10000
1!
b1000 "
b1100 "
1$
1.
1U
1T
13
14
1/
0'
11
1F
1G
#20000
0!
0.
0/
1'
#30000
1!
1.
1/
0'
1H
#40000
1#
0!
1D
0.
0/
1'
0E
#50000
0#
1!
0D
1.
1/
0'
1E
1I
0F
0G
#60000
0!
0.
0/
1'
#70000
b100 "
b0 "
1!
0U
0T
1.
1/
0'
01
0H
1F
1J
1G
#80000
1#
0!
1D
0.
0/
1'
0E
#90000
0#
1!
0D
1.
1/
0'
1E
1K
0I
1H
0F
1L
1B
0J
0G
#100000
0!
0.
0/
1'
#110000
b10 "
1!
1V
1.
1/
0'
1M
0K
1I
0H
1F
1C
16
12
0L
1J
1G
18
#120000
1#
0!
1D
0.
0/
1'
0E
#130000
0#
1!
0D
1.
1/
0'
1E
0M
1K
0I
1H
0F
19
15
02
1A
0J
0G
08
0B
#140000
b0 "
0!
0V
0.
0/
1'
#150000
b100 "
1!
1U
1.
1/
0'
0K
1I
0H
1F
0C
1=
1;
09
05
0A
1J
1G
0<
18
06
08
#160000
1#
0!
1D
0.
0/
1'
0E
#170000
0#
1!
0D
1.
1/
0'
1E
1K
0I
1H
0F
1L
1B
0J
0G
#180000
b0 "
0!
0U
0.
0/
1'
#190000
b1000 "
1!
1T
1.
1/
0'
1M
0K
1I
0H
1F
1C
16
12
0L
1J
1G
18
#200000
1#
0!
1D
0.
0/
1'
0E
#210000
0#
1!
0D
1.
1/
0'
1E
0M
1K
0I
1H
0F
19
15
02
1A
0J
0G
08
0B
#220000
b0 "
0!
0T
0.
0/
1'
#230000
1!
1.
1/
0'
0K
1I
0H
1F
0C
1>
0=
09
05
0A
1J
1G
18
06
08
#240000
0$
0!
03
0.
0/
04
1'
0;
0>
1<
#250000
b100 "
b1100 "
1$
1!
1U
1T
13
1.
1/
14
0'
11
1K
0I
1H
1L
1B
0J
#260000
0!
0.
0/
1'
#270000
1!
1.
1/
0'
1M
0K
1I
1C
1N
0L
#280000
1#
0!
1D
0.
0/
1'
0E
#290000
0#
1!
0D
1.
1/
0'
1E
1O
0M
0F
0G
#300000
b1000 "
b0 "
0!
0U
0T
0.
0/
1'
01
#310000
1!
1.
1/
0'
0H
1F
1J
1G
#320000
b10 "
b110 "
b1110 "
0!
1V
1U
1T
0.
0/
1'
10
#330000
1!
1.
1/
0'
1K
0I
1H
1P
0N
0J
#340000
1#
0!
1D
0.
0/
1'
0E
#350000
0#
1!
0D
1.
1/
0'
1E
1Q
0O
0K
1I
0F
1R
0P
0G
#360000
0!
0.
0/
1'
#370000
b1100 "
b1000 "
b0 "
1!
0V
0U
0T
1.
1/
0'
00
0R
17
12
18
1S
0Q
0H
1F
1R
07
02
1J
1G
0&
08
#380000
0!
0.
0/
1'
#390000
1!
1.
1/
0'
1K
0I
1H
0R
1A
0J
0B
#400000
0!
0.
0/
1'
#410000
1!
1.
1/
0'
0S
0K
1I
0C
0A
1&
#420000
0!
0.
0/
1'
#430000
1!
1.
1/
0'
#440000
0!
0.
0/
1'
#450000
1!
1.
1/
0'
#460000
0!
0.
0/
1'
#470000
1!
1.
1/
0'
#480000
0!
0.
0/
1'
#490000
1!
1.
1/
0'
#500000
0!
0.
0/
1'
#510000
1!
1.
1/
0'
#520000
0!
0.
0/
1'
#530000
1!
1.
1/
0'
#540000
0!
0.
0/
1'
#550000
1!
1.
1/
0'
#560000
0!
0.
0/
1'
#570000
1!
1.
1/
0'
#580000
0!
0.
0/
1'
#590000
1!
1.
1/
0'
#600000
0!
0.
0/
1'
#610000
1!
1.
1/
0'
#620000
0!
0.
0/
1'
#630000
1!
1.
1/
0'
#640000
0!
0.
0/
1'
#650000
1!
1.
1/
0'
#660000
0!
0.
0/
1'
#670000
1!
1.
1/
0'
#680000
0!
0.
0/
1'
#690000
1!
1.
1/
0'
#700000
0!
0.
0/
1'
#710000
1!
1.
1/
0'
#720000
0!
0.
0/
1'
#730000
1!
1.
1/
0'
#740000
0!
0.
0/
1'
#750000
1!
1.
1/
0'
#760000
0!
0.
0/
1'
#770000
1!
1.
1/
0'
#780000
0!
0.
0/
1'
#790000
1!
1.
1/
0'
#800000
0!
0.
0/
1'
#810000
1!
1.
1/
0'
#820000
0!
0.
0/
1'
#830000
1!
1.
1/
0'
#840000
0!
0.
0/
1'
#850000
1!
1.
1/
0'
#860000
0!
0.
0/
1'
#870000
1!
1.
1/
0'
#880000
0!
0.
0/
1'
#890000
1!
1.
1/
0'
#900000
0!
0.
0/
1'
#910000
1!
1.
1/
0'
#920000
0!
0.
0/
1'
#930000
1!
1.
1/
0'
#940000
0!
0.
0/
1'
#950000
1!
1.
1/
0'
#960000
0!
0.
0/
1'
#970000
1!
1.
1/
0'
#980000
0!
0.
0/
1'
#990000
1!
1.
1/
0'
#1000000
