# 1 "arch/arm/boot/dts/qcom/msm8939-cdp.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom/msm8939-cdp.dts"
# 13 "arch/arm/boot/dts/qcom/msm8939-cdp.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/qcom/msm8939-cdp.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-cdp.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm8939.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939.dtsi"
# 1 "arch/arm/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/scraids/Kernel/android_kernel_lanix_l900/arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-8936.h" 1
# 15 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8939";
 compatible = "qcom,msm8939";
 qcom,msm-id = <239 0>, <241 0>;
 interrupt-parent = <&intc>;
 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  i2c0 = &i2c_0;
  i2c4 = &i2c_4;
  spi0 = &spi_0;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc0>;
  };

  cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc1>;
  };

  cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc2>;
  };

  cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc3>;
  };

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc4>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc5>;
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc6>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc7>;
  };
 };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  external_image_mem: external_image__region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8e200000 0x0 0x0800000>;
   label = "external_image_mem";
  };

  modem_adsp_mem: modem_adsp_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x88800000 0x0 0x05a00000>;
   label = "modem_adsp_mem";
  };

  peripheral_mem: pheripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8ea00000 0x0 0x0b00000>;
   label = "peripheral_mem";
  };

  secure_mem: secure_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x6D00000>;
   label = "secure_mem";
  };

  qseecom_mem: qseecom_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0xd00000>;
   label = "qseecom_mem";
  };

  audio_mem: audio_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x314000>;
   label = "audio_mem";
  };
 };

 soc: soc { };
};

# 1 "arch/arm/boot/dts/qcom/msm8939-smp2p.dtsi" 1
# 12 "arch/arm/boot/dts/qcom/msm8939-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0x0b111008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss {
  compatible = "qcom,smp2p";
  reg = <0x0b111008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };
};
# 159 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-ipcrouter.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

};
# 160 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-ion.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qcom,ion-heap@8 {
   compatible = "qcom,msm-ion-reserve";
   reg = <8>;
   qcom,heap-align = <0x1000>;
   linux,contiguous-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   compatible = "qcom,msm-ion-reserve";
   reg = <27>;
   linux,contiguous-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
   compatible = "qcom,msm-ion-reserve";
   reg = <28>;
   linux,contiguous-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@23 {
   compatible = "qcom,msm-ion-reserve";
   reg = <23>;
   linux,contiguous-region = <&peripheral_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@26 {
   compatible = "qcom,msm-ion-reserve";
   reg = <26>;
   linux,contiguous-region = <&modem_adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 161 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-coresight.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-coresight.dtsi"
&soc {
 tmc_etr: tmc@826000 {
  compatible = "arm,coresight-tmc";
  reg = <0x826000 0x1000>,
        <0x884000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@824000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x824000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <1>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etr>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@825000 {
  compatible = "arm,coresight-tmc";
  reg = <0x825000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <2>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@821000 {
  compatible = "arm,coresight-funnel";
  reg = <0x821000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <3>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@802000 {
  compatible = "arm,coresight-stm";
  reg = <0x802000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <4>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@801000 {
  compatible = "qcom,coresight-csr";
  reg = <0x801000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <5>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;
  qcom,blk-size = <1>;
 };

 cti0: cti@810000 {
  compatible = "arm,coresight-cti";
  reg = <0x810000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <6>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@811000 {
  compatible = "arm,coresight-cti";
  reg = <0x811000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <7>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@812000 {
  compatible = "arm,coresight-cti";
  reg = <0x812000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <8>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@813000 {
  compatible = "arm,coresight-cti";
  reg = <0x813000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <9>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@814000 {
  compatible = "arm,coresight-cti";
  reg = <0x814000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <10>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@815000 {
  compatible = "arm,coresight-cti";
  reg = <0x815000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <11>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@816000 {
  compatible = "arm,coresight-cti";
  reg = <0x816000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <12>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@817000 {
  compatible = "arm,coresight-cti";
  reg = <0x817000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <13>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@818000 {
  compatible = "arm,coresight-cti";
  reg = <0x818000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <14>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_perf_cpu0: cti@8f8000 {
  compatible = "arm,coresight-cti";
  reg = <0x8f8000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <15>;
  coresight-name = "coresight-cti-perf-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_perf_cpu1: cti@8f9000 {
  compatible = "arm,coresight-cti";
  reg = <0x8f9000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <16>;
  coresight-name = "coresight-cti-perf-cpu1";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_perf_cpu2: cti@8fa000 {
  compatible = "arm,coresight-cti";
  reg = <0x8fa000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <17>;
  coresight-name = "coresight-cti-perf-cpu2";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_perf_cpu3: cti@8fb000 {
  compatible = "arm,coresight-cti";
  reg = <0x8fb000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <18>;
  coresight-name = "coresight-cti-perf-cpu3";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pow_cpu0: cti@8d8000 {
  compatible = "arm,coresight-cti";
  reg = <0x8d8000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti-pow-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pow_cpu1: cti@8d9000 {
  compatible = "arm,coresight-cti";
  reg = <0x8d9000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti-pow-cpu1";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pow_cpu2: cti@8da000 {
  compatible = "arm,coresight-cti";
  reg = <0x8da000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti-pow-cpu2";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pow_cpu3: cti@8db000 {
  compatible = "arm,coresight-cti";
  reg = <0x8db000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti-pow-cpu3";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@83c000 {
  compatible = "arm,coresight-cti";
  reg = <0x83c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@838000 {
  compatible = "arm,coresight-cti";
  reg = <0x838000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcn_cpu0: cti@835000 {
  compatible = "arm,coresight-cti";
  reg = <0x835000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_video_cpu0: cti@830000 {
  compatible = "arm,coresight-cti";
  reg = <0x830000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 fuse: fuse@5e01c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0x5e01c 0x8>;
  reg-names = "fuse-base";

  coresight-id = <27>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };
};
# 162 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-iommu.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-iommu.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "disabled";

  qcom,iommu-ctx@1f09000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f09000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@1f0a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f0a000 0x1000>;
   interrupts = <0 242 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000
   0x1ef0000 0x3000>;
  reg-names = "iommu_base", "smmu_local_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "disabled";

  qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x400>;
   label = "vfe";
  };

  qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x800 0x801 0x802 0x803
      0x804 0x805 0x807>;
   label = "venus_ns";
  };

  qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x402>;
   label = "cpp";
  };

  qcom,iommu-ctx@1e27000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e27000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   label = "mDSP";
  };

  qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1400>;
   label = "gss";
  };

  qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   label = "a2";
  };

  qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e32000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0xc01>;
   label = "mdp_1";
  };

  venus_sec_pixel: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e33000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x885>;
   label = "venus_sec_pixel";
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e34000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x880 0x881 0x882 0x883 0x884>;
   label = "venus_sec_bitstream";
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e35000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x887 0x8a0>;
   label = "venus_sec_non_pixel";
  };

  venus_fw: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e36000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x8c0 0x8c6>;
   label = "venus_fw";
  };

  periph_rpm: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e37000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x40>;
   label = "periph_rpm";
  };

  qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xC0 0xC4 0xC8 0xCC 0xD0 0xD3
      0xD4 0xD7 0xD8 0xDB 0xDC 0xDF
      0xF0 0xF3 0xF4 0xF7 0xF8 0xFB
      0xFC 0xFF>;
   label = "periph_CE";
  };

  qcom,iommu-ctx@1e39000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e39000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x280 0x283 0x284 0x287 0x288
      0x28B 0x28C 0x28F 0x290 0x293
      0x294 0x297 0x298 0x29B 0x29C
      0x29F>;
   label = "periph_BLSP";
  };

  qcom,iommu-ctx@1e3a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3a000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x100>;
   label = "periph_SDC1";
  };

  qcom,iommu-ctx@1e3b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3b000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x140>;
   label = "periph_SDC2";
  };

  qcom,iommu-ctx@1e3c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1c0>;
   label = "periph_audio";
  };

  qcom,iommu-ctx@1e3d000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2c0>;
   label = "periph_USB_HS1";
  };
 };
};
# 14 "arch/arm/boot/dts/qcom/msm8939-iommu.dtsi" 2

&gfx_iommu {
 status = "ok";
};

&apps_iommu {
 status = "ok";
 reg = <0x1e00000 0x40000>;
 reg-names = "iommu_base";

 qcom,iommu-ctx@1e22000 {
  interrupts = <0 53 0>;
 };

 qcom,iommu-ctx@1e23000 {
  interrupts = <0 54 0>;
 };

 qcom,iommu-ctx@1e24000 {
  interrupts = <0 58 0>;
  qcom,iommu-ctx-sids = <0xc00 0x2800>;
 };

 venus_ns: qcom,iommu-ctx@1e25000 {
  interrupts = <0 60 0>;
 };

 qcom,iommu-ctx@1e26000 {
  interrupts = <0 61 0>;
  qcom,iommu-ctx-sids = <0x2400>;
 };

 qcom,iommu-ctx@1e27000 {
  interrupts = <0 76 0>;
 };

 qcom,iommu-ctx@1e28000 {
  interrupts = <0 77 0>;
 };

 qcom,iommu-ctx@1e29000 {
  interrupts = <0 80 0>;
 };

 qcom,iommu-ctx@1e32000 {
  interrupts = <0 110 0>, <0 110 0>;
  qcom,iommu-ctx-sids = <0xc01 0x2801>;
 };

 venus_sec_pixel: qcom,iommu-ctx@1e33000 {
  interrupts = <0 111 0>, <0 111 0>;
 };

 venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
  interrupts = <0 112 0>, <0 112 0>;
 };

 venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
  interrupts = <0 113 0>, <0 113 0>;
 };

 venus_fw: qcom,iommu-ctx@1e36000 {
  interrupts = <0 114 0>, <0 114 0>;
 };

 periph_rpm: qcom,iommu-ctx@1e37000 {
  interrupts = <0 115 0>, <0 115 0>;
 };

 qcom,iommu-ctx@1e38000 {
  interrupts = <0 116 0>;
 };

 qcom,iommu-ctx@1e39000 {
  interrupts = <0 117 0>;
 };

 qcom,iommu-ctx@1e3a000 {
  interrupts = <0 118 0>;
 };

 qcom,iommu-ctx@1e3b000 {
  interrupts = <0 119 0>;
 };

 qcom,iommu-ctx@1e3c000 {
  interrupts = <0 120 0>;
 };

 qcom,iommu-ctx@1e3d000 {
  interrupts = <0 121 0>;
 };
};
# 163 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };
};
# 164 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-bus.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-bus.dtsi"
# 1 "/home/scraids/Kernel/android_kernel_lanix_l900/arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "arch/arm/boot/dts/qcom/msm8939-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus@580000 {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x14000>,
   <0x580000 0x14000>,
   <0x400000 0x62000>,
   <0x500000 0x11000>;
  reg-names = "snoc-base", "snoc-mm-base", "bimc-base", "pnoc-base";

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,bypass-qos-prg;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xe6900bb6>,
         <&clock_rpm 0x5d4683bd>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,bypass-qos-prg;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd61e5721>,
         <&clock_rpm 0x50600f1b>;
  };

  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,bypass-qos-prg;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd212feea>,
         <&clock_rpm 0x71d1a499>;
  };

  fab_pnoc: fab-pnoc {
   cell-id = <4096>;
   label = "fab-pnoc";
   qcom,fab-dev;
   qcom,bypass-qos-prg;
   qcom,base-name = "pnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-delta = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x2b53b688>,
         <&clock_rpm 0x9753a54f>;
  };




  mas_video: mas-video {
   cell-id = <63>;
   label = "mas-video";
   qcom,qport = <8>;
   qcom,ap-owned;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_mdp_0: mas-mdp-0 {
   cell-id = <22>;
   label = "mas-mdp-0";
   qcom,ap-owned;
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,qport = <7>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_mdp_1: mas-mdp-1 {
   cell-id = <23>;
   label = "mas-mdp-1";
   qcom,ap-owned;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,qport = <7>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,ap-owned;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,qport = <12>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mm_int_0: mm-int-0 {
   cell-id = <10000>;
   label = "mm-int-0";
   qcom,ap-owned;
   qcom,connections = <&snoc_bimc_2_mas>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,buswidth = <16>;
  };

  mm_int_1: mm-int-1 {
   cell-id = <10001>;
   label = "mm-int-1";
   qcom,ap-owned;
   qcom,connections = <&snoc_bimc_0_mas>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,buswidth = <16>;
  };

  mm_int_2: mm-int-2 {
   cell-id = <10002>;
   label = "mm-int-2";
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,buswidth = <16>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,connections = <&qdss_int>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,bus-dev = <&fab_snoc>;
   qom,buswidth = <4>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,connections = <&qdss_int>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,qos-mode = "bypass";
   qom,buswidth = <4>;
   qcom,mas-rpm-id = <20>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,connections = <&qdss_int>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qom,buswidth = <8>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,connections = <&slv_qdss_stm &slv_imem &snoc_pnoc_mas>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
   qcom,buswidth = <8>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,connections = <&slv_apss &slv_cats_0 &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
   qcom,buswidth = <8>;
  };

  snoc_int_bimc: snoc-int-bmc {
   cell-id = <10006>;
   label = "snoc-bimc";
   qcom,connections = <&snoc_bimc_0_mas>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <101>;
   qcom,slv-rpm-id = <132>;
   qcom,buswidth = <8>;
  };

  snoc_bimc_0_mas: snoc-bimc-0-mas {
   cell-id = <10007>;
   label = "snoc-bimc-0-mas";
   qcom,connections = <&snoc_bimc_0_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <3>;
   qcom,buswidth = <8>;
  };

  snoc_bimc_1_mas: snoc-bimc-1-mas {
   cell-id = <10008>;
   label = "snoc-bimc-1-mas";
   qcom,connections = <&snoc_bimc_1_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,ap-owned;
   qcom,buswidth = <16>;
  };

  snoc_bimc_2_mas: snoc-bimc-2-mas {
   cell-id = <10045>;
   label = "snoc-bimc-2-mas";
   qcom,connections = <&snoc_bimc_2_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,ap-owned;
   qcom,buswidth = <16>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0 &snoc_int_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
  };

  bimc_snoc_slv: bimc-snoc-slv {
   cell-id = <10017>;
   label = "bimc_snoc_slv";
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0 &snoc_int_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
  };

  snoc_pnoc_mas: snoc-pnoc-mas {
   cell-id = <10041>;
   label = "snoc-pnoc-mas";
   qcom,connections = <&snoc_pnoc_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
  };

  pnoc_snoc_slv: pnoc-snoc-slv {
   cell-id = <10011>;
   label = "snoc-pnoc";
   qcom,connections = <&snoc_int_0 &snoc_int_bimc &snoc_int_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <45>;
   qcom,buswidth = <8>;
  };

  slv_srvc_snoc: slv-srvc-snoc {
   cell-id = <587>;
   label = "snoc-srvc-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <29>;
   qcom,buswidth = <8>;
  };

  slv_qdss_stm: slv-qdss-stm {
   cell-id = <588>;
   label = "snoc-qdss-stm";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <4>;
   qcom,slv-rpm-id = <30>;
  };

  slv_imem: slv-imem {
   cell-id = <519>;
   label = "slv_imem";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <26>;
  };

  slv_apss: slv-apss {
   cell-id = <517>;
   label = "slv_apss";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
   qcom,buswidth = <4>;
  };

  slv_cats_0: slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <106>;
   qcom,buswidth = <16>;
  };

  slv_cats_1: slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
   qcom,buswidth = <8>;
  };


  mas_apss: mas-apss {
   cell-id = <1>;
   label = "mas-apss";
   qcom,ap-owned;
   qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
   qcom,qport = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qom,buswidth = <8>;
  };

  mas_tcu0: mas-tcu0 {
   cell-id = <104>;
   label = "mas-tcu0";
   qcom,ap-owned;
   qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
   qcom,qport = <5>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qom,buswidth = <8>;
  };

  mas_tcu1: mas-tcu1 {
   cell-id = <105>;
   label = "mas-tcu1";
   qcom,ap-owned;
   qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
   qcom,qport = <6>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qom,buswidth = <8>;
  };

  mas_gfx: mas-gfx {
   cell-id = <26>;
   label = "mas-gfx";
   qcom,ap-owned;
   qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
   qcom,qport = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qom,buswidth = <8>;
  };

  bimc_snoc_mas: bimc-snoc-mas {
   cell-id = <10016>;
   label = "bimc_snoc_mas";
   qcom,ap-owned;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&bimc_snoc_slv>;
   qom,buswidth = <8>;
  };

  snoc_bimc_0_slv: snoc-bimc-0-slv {
   cell-id = <10025>;
   label = "snoc_bimc_0_slv";
   qcom,connections = <&slv_ebi_ch0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <24>;
   qom,buswidth = <8>;
  };

  snoc_bimc_1_slv: snoc_bimc_1_slv {
   cell-id = <10026>;
   label = "snoc_bimc_1_slv";
   qcom,connections = <&slv_ebi_ch0>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_bimc>;
   qom,buswidth = <8>;
  };

  snoc_bimc_2_slv: snoc_bimc_2_slv {
   cell-id = <10046>;
   label = "snoc_bimc_2_slv";
   qcom,connections = <&slv_ebi_ch0>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_bimc>;
   qom,buswidth = <8>;
  };

  slv_ebi_ch0: slv-ebi-ch0 {
   cell-id = <512>;
   label = "slv-ebi-ch0";
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
   qom,buswidth = <8>;
  };

  slv_apps_l2: slv-apps-l2 {
   cell-id = <514>;
   label = "slv-apps-l2";
   qcom,bus-dev = <&fab_bimc>;
   qom,buswidth = <8>;
  };


  snoc_pnoc_slv: snoc-pnoc-slv {
   cell-id = <10042>;
   label = "snoc-pnoc-slv";
   qcom,connections = <&pnoc_int_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  pnoc_int_0: pnoc-int-0 {
   cell-id = <10012>;
   label = "pnoc-int-0";
   qcom,connections = <&pnoc_snoc_mas &pnoc_s_0 &pnoc_s_1 &pnoc_s_2
     &pnoc_s_3 &pnoc_s_4 &pnoc_s_8 &pnoc_s_9>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <8>;
  };

  pnoc_int_1: pnoc-int-1 {
   cell-id = <10013>;
   label = "pnoc-int-1";
   qcom,connections = <&pnoc_snoc_mas>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <8>;
  };

  pnoc_m_0: pnoc-m-0 {
   cell-id = <10014>;
   label = "pnoc-m-0";
   qcom,connections = <&pnoc_int_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <8>;
  };

  pnoc_m_1: pnoc-m-1 {
   cell-id = <10015>;
   label = "pnoc-m-1";
   qcom,connections = <&pnoc_snoc_mas>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <8>;
  };

  pnoc_s_0: pnoc-s-0 {
   cell-id = <10018>;
   label = "pnoc-s-0";
   qcom,connections = <&slv_clk_ctl &slv_tlmm &slv_tcsr
    &slv_security &slv_mss>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <4>;
  };

  pnoc_s_1: pnoc-s-1 {
   cell-id = <10019>;
   label = "pnoc-s-1";
   qcom,connections = <&slv_imem_cfg &slv_crypto_0_cfg
     &slv_msg_ram &slv_pdm &slv_prng>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <4>;
  };

  pnoc_s_2: pnoc-s-2 {
   cell-id = <10020>;
   label = "pnoc-s-2";
   qcom,connections = <&slv_spdm &slv_boot_rom &slv_bimc_cfg
     &slv_pnoc_cfg &slv_pmic_arb>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <4>;
  };

  pnoc_s_3: pnoc-s-3 {
   cell-id = <10021>;
   label = "pnoc-s-3";
   qcom,connections = <&slv_mpm &slv_snoc_cfg &slv_rbcpr_cfg
     &slv_qdss_cfg &slv_dehr_cfg>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <4>;
  };

  pnoc_s_4: pnoc-s-4 {
   cell-id = <10022>;
   label = "pnoc-s-4";
   qcom,connections = <&slv_venus_cfg &slv_camera_cfg
     &slv_display_cfg>;
   qcom,bus-dev = <&fab_pnoc>;
  };

  pnoc_s_8: pnoc-s-8 {
   cell-id = <10023>;
   label = "pnoc-s-8";
   qcom,connections = <&slv_usb_hs &slv_sdcc_1 &slv_blsp_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <4>;
  };

  pnoc_s_9: pnoc-s-9 {
   cell-id = <10024>;
   label = "pnoc-s-9";
   qcom,connections = <&slv_sdcc_2 &slv_audio &slv_gfx_cfg>;
   qcom,bus-dev = <&fab_pnoc>;
   qom,buswidth = <4>;
  };

  slv_imem_cfg: slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_crypto_0_cfg: slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_msg_ram: slv-msg-ram {
   cell-id = <535>;
   label = "slv-msg-ram";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_pdm: slv-pdm {
   cell-id = <577>;
   label = "slv-pdm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_prng: slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_clk_ctl: slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_mss: slv-mss {
   cell-id = <620>;
   label = "slv-mss";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_tlmm: slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_tcsr: slv-tcsr {
   cell-id = <579>;
   label = "slv-tcsr";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_security: slv-security {
   cell-id = <622>;
   label = "slv-security";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_spdm: slv-spdm {
   cell-id = <533>;
   label = "slv-spdm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_pnoc_cfg: slv-pnoc-cfg {
   cell-id = <641>;
   label = "slv-pnoc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_pmic_arb: slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_bimc_cfg: slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_boot_rom: slv-boot-rom {
   cell-id = <630>;
   label = "slv-boot-rom";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_mpm: slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_qdss_cfg: slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_rbcpr_cfg: slv-rbcpr-cfg {
   cell-id = <636>;
   label = "slv-rbcpr-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_snoc_cfg: slv-snoc-cfg {
   cell-id = <647>;
   label = "slv-snoc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_dehr_cfg: slv-dehr-cfg {
   cell-id = <634>;
   label = "slv-dehr-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_venus_cfg: slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_display_cfg: slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_camera_cfg: slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camer-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_usb_hs: slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_sdcc_1: slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_blsp_1: slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_sdcc_2: slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_gfx_cfg: slv-gfx-cfg {
   cell-id = <598>;
   label = "slv-gfx-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_audio: slv-audio {
   cell-id = <522>;
   label = "slv-audio";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_blsp_1: mas-blsp_1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,connections = <&pnoc_m_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,connections = <&pnoc_m_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_dehr: mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,connections = <&pnoc_m_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_audio: mas-audio {
   cell-id = <15>;
   label = "mas-audio";
   qcom,connections = <&pnoc_m_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,connections = <&pnoc_m_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_pnoc_crypto_0: mas-pnoc-crypto-0 {
   cell-id = <55>;
   label = "mas-pnoc-crypto-0";
   qcom,connections = <&pnoc_int_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  mas_pnoc_sdcc_1: mas-pnoc-sdcc-1 {
   cell-id = <78>;
   label = "mas-pnoc-sdcc-1";
   qcom,qport = <7>;
   qcom,ap-owned;
   qcom,connections = <&pnoc_int_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
  };

  mas_pnoc_sdcc_2: mas-pnoc-sdcc-2 {
   cell-id = <81>;
   label = "mas-pnoc-sdcc-2";
   qcom,qport = <8>;
   qcom,ap-owned;
   qcom,connections = <&pnoc_int_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
  };

  pnoc_snoc_mas: pnoc-snoc-mas {
   cell-id = <10010>;
   label = "pnoc-snoc-mas";
   qcom,connections = <&pnoc_snoc_slv>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <29>;
   qcom,buswidth = <8>;
  };
 };
};
# 165 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-iommu-domains.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };




  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };




  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };




  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };

 };
};
# 166 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
  <0x0b002000 0x1000>;
 };

 msmgpio: gpio@1000000 {
  compatible = "qcom,msm-gpio";
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  reg = <0x1000000 0x300000>;
  ngpio = <122>;
  interrupts = <0 208 0>;
  qcom,direct-connect-irqs = <29>;
 };

 acc0:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>;
 };

 acc1:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>;
 };

 acc2:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>;
 };

 acc3:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>;
 };

 acc4:clock-controller@b188000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b188000 0x1000>;
 };

 acc5:clock-controller@b198000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b198000 0x1000>;
 };

 acc6:clock-controller@b1a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1a8000 0x1000>;
 };

 acc7:clock-controller@b1b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1b8000 0x1000>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0x0b111008 0x4>,
   <0x60000 0x8000>,
   <0x193D000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

        rpm_bus: qcom,rpm-smd {
                compatible = "qcom,rpm-smd";
                rpm-channel-name = "rpm_requests";
                rpm-channel-type = <15>;
  rpm-standalone;
        };

 qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 29 1>;
  qcom,rx-ring-size = <32>;
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data6-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA6_CNTL";
   qcom,smdpkt-dev-name = "smdcntl1";
  };

  qcom,smdpkt-data7-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA7_CNTL";
   qcom,smdpkt-dev-name = "smdcntl2";
  };

  qcom,smdpkt-data8-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA8_CNTL";
   qcom,smdpkt-dev-name = "smdcntl3";
  };

  qcom,smdpkt-data9-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA9_CNTL";
   qcom,smdpkt-dev-name = "smdcntl4";
  };

  qcom,smdpkt-data12-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA12_CNTL";
   qcom,smdpkt-dev-name = "smdcntl5";
  };

  qcom,smdpkt-data13-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA13_CNTL";
   qcom,smdpkt-dev-name = "smdcntl6";
  };

  qcom,smdpkt-data14-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA14_CNTL";
   qcom,smdpkt-dev-name = "smdcntl7";
  };

  qcom,smdpkt-data15-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA15_CNTL";
   qcom,smdpkt-dev-name = "smdcntl9";
  };

  qcom,smdpkt-data16-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA16_CNTL";
   qcom,smdpkt-dev-name = "smdcntl10";
  };

  qcom,smdpkt-data17-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA17_CNTL";
   qcom,smdpkt-dev-name = "smdcntl11";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data23-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA23_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev0";
  };

  qcom,smdpkt-data24-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA24_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev1";
  };

  qcom,smdpkt-data25-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA25_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev2";
  };

  qcom,smdpkt-data26-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA26_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev3";
  };

  qcom,smdpkt-data27-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA27_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev4";
  };

  qcom,smdpkt-data28-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA28_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev5";
  };

  qcom,smdpkt-data29-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA29_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev6";
  };

  qcom,smdpkt-data30-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA30_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev7";
  };

  qcom,smdpkt-data31-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA31_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev8";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8939-tsens";
  reg = <0x4a8000 0x2000>,
        <0x5c000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  qcom,sensors = <9>;
  qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200 3200>;
  qcom,sensor-id = <0 1 2 3 5 6 7 8 9>;
 };

 clock_rpm: qcom,rpmcc@1874000 {
  compatible = "qcom,rpmcc-8936";
  reg = <0x1874000 0x4>;
  reg-names = "cc_base";
  #clock-cells = <1>;

 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8936";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8916_s1_corner>;
  clocks = <&clock_rpm 0x6ac2a778>,
                         <&clock_rpm 0x2fdd2c7c>;
  clock-names = "xo", "xo_a";
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8936";
  reg = <0x1874000 0x4>;
  reg-names = "cc_base";
  clocks = <&clock_rpm 0x25cd1f3a>;
  clock-names = "rpm_debug_mux";
  #clock-cells = <1>;
 };

 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x1000>;
  status = "disabled";
 };

 qcom_rng: qrng@22000 {
  compatible = "qcom,msm-rng";
  reg = <0x22000 0x200>;
  qcom,msm-rng-iface-clk;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
  status = "disabled";
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
  qcom,proc-img-to-load = "modem";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom_seecom: qseecom@8e700000 {
  compatible = "qcom,qseecom";
  reg = <0x8e700000 0x300000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 usb_otg: usb@78d9000 {
  compatible = "qcom,hsusb-otg";

  reg = <0x78d9000 0x400>;
  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8916_s1_corner>;
  HSUSB_1p8-supply = <&pm8916_l7>;
  HSUSB_3p3-supply = <&pm8916_l13>;
  qcom,vdd-voltage-level = <1 5 7>;

  qcom,hsusb-otg-phy-type = <2>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <1>;
  qcom,hsusb-otg-disable-reset;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 60000 960000>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_rpm 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "xo";
 };

 android_usb {
  compatible = "qcom,android-usb";
  qcom,android-usb-swfi-latency = <1>;
 };

 blsp1_uart1: serial@78af000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78af000 0x200>;
  interrupts = <0 107 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xc7c62f90>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 i2c_0: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b6000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_0_active>;
  pinctrl-1 = <&i2c_0_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <6>;
  qcom,bam-pipe-idx-prod = <7>;
  qcom,master-id = <86>;
 };

 spi_0: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78b7000 0x600>,
   <0x7884000 0x23000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&spi0_default &spi0_cs0_active>;
  pinctrl-1 = <&spi0_sleep &spi0_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b8000 0x1000>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 98 0>, <0 238 0>;
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xd7f40f6f>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <10>;
  qcom,bam-pipe-idx-prod = <11>;
  qcom,master-id = <86>;
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x400000>,
   <0x2c00000 0x400000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
  qcom,not-wakeup;
 };

 rmtfs_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x8e580000 0x160000>;
  reg-names = "rmtfs";
 };

 dsp_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x8e6e0000 0x20000>;
  reg-names = "rfsa_dsp";
 };

 mdm_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x8e6e0000 0x20000>;
  reg-names = "rfsa_mdm";
 };

 sdhc_1: sdhci@7824000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x11c>, <0x7824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,cpu-dma-latency-us = <701>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;
  qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";

  status = "disabled";
 };

 sdhc_2: sdhci@7864000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x11c>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <701>;

  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;

  status = "disabled";
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  proxy-reg-names = "vdd";
  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  proxy-clock-names = "core_clk", "iface_clk", "bus_clk";

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <5000>;
  qcom,firmware-name = "venus";
 };

 qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };
 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  venus-core1-supply = <&gdsc_venus_core1>;
  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0xa0813de6>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "core1_clk", "iface_clk", "bus_clk";
  qcom,clock-names = "core_clk", "core0_clk", "core1_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x3 0x0 0x0 0x0 0x0>;
  qcom,load-freq-tbl = <352800 228570000>,
   <244800 160000000>,
   <108000 100000000>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xE0020 0x0aaaaaaa>,
   <0xE0024 0x0aaaaaaa>,
   <0x80124 0x00000003>;
  qcom,buffer-type-tz-usage-table = <0x241 0x1>,
   <0x106 0x2>,
   <0x480 0x3>;
  qcom,max-hw-load = <489600>;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
     <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <4>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 133600 674400>,
     <63 512 400900 1079000>,
     <63 512 908600 1537600>;
    qcom,bus-configs = <0x01000414>;
   };
   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-core0-ddr";
    qcom,msm-bus,num-cases = <4>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 99600 831900>,
     <63 512 298900 831900>,
     <63 512 677600 1331000>;
    qcom,bus-configs = <0x030fcfff>;
   };
   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "vdec-core1-ddr";
    qcom,msm-bus,num-cases = <4>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 99600 831900>,
     <63 512 298900 831900>,
     <63 512 677600 1331000>;
    qcom,bus-configs = <0x0c000000>;
   };
  };
 };

 qcom,avtimer {
  compatible = "qcom,avtimer";
  reg = <0xfe053008 0x4>,
   <0xfe05300c 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
 };
};

# 1 "arch/arm/boot/dts/qcom/msm-pm8916.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-pm8916.dtsi"
&spmi_bus {

 qcom,pm8916@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8916_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm8916_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8916_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_rtc: qcom,pm8916_rtc {
                        spmi-dev-container;
                        compatible = "qcom,qpnp-rtc";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        qcom,qpnp-rtc-write = <0>;
                        qcom,qpnp-rtc-alarm-pwrup = <0>;

                        qcom,pm8916_rtc_rw@6000 {
                                reg = <0x6000 0x100>;
                        };
                        qcom,pm8916_rtc_alarm@6100 {
                                reg = <0x6100 0x100>;
                                interrupts = <0x0 0x61 0x1>;
                        };
                };

  pm8916_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8916_revid>;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8916_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8916_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8916_vadc>;
  };

  pm8916_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8916_vadc>;
   qcom,pmic-revid = <&pm8916_revid>;
  };

  pm8916_chg: qcom,charger {
   spmi-dev-container;
   compatible = "qcom,qpnp-linear-charger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,vddmax-mv = <4200>;
   qcom,vddsafe-mv = <4200>;
   qcom,vinmin-mv = <4308>;
   qcom,ibatsafe-ma = <1440>;
   qcom,thermal-mitigation = <1440 720 630 0>;
   qcom,cool-bat-decidegc = <100>;
   qcom,warm-bat-decidegc = <450>;
   qcom,cool-bat-mv = <4100>;
   qcom,warm-bat-mv = <4100>;
   qcom,ibatmax-warm-ma = <360>;
   qcom,ibatmax-cool-ma = <360>;
   qcom,batt-hot-percentage = <25>;
   qcom,batt-cold-percentage = <80>;
   qcom,tchg-mins = <232>;
   qcom,resume-soc = <99>;
   qcom,chg-vadc = <&pm8916_vadc>;
   qcom,chg-adc_tm = <&pm8916_adc_tm>;

   status = "disabled";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x0 0x10 0x7>,
      <0x0 0x10 0x6>,
      <0x0 0x10 0x5>,
      <0x0 0x10 0x0>;
    interrupt-names = "chg-done",
       "chg-failed",
       "fast-chg-on",
       "vbat-det-lo";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x0 0x12 0x1>,
      <0x0 0x12 0x0>;
    interrupt-names = "bat-temp-ok",
       "batt-pres";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0 0x13 0x4>,
      <0 0x13 0x2>,
      <0 0x13 0x1>;
    interrupt-names = "usb-over-temp",
       "chg-gone",
       "usbin-valid";
   };

   qcom,chg-misc@1600 {
    reg = <0x1600 0x100>;
   };
  };

  pm8916_bms: qcom,vmbms {
   spmi-dev-container;
   compatible = "qcom,qpnp-vm-bms";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,v-cutoff-uv = <3400000>;
   qcom,max-voltage-uv = <4200000>;
   qcom,r-conn-mohm = <0>;
   qcom,shutdown-soc-valid-limit = <100>;
   qcom,low-soc-calculate-soc-threshold = <15>;
   qcom,low-voltage-calculate-soc-ms = <1000>;
   qcom,low-soc-calculate-soc-ms = <5000>;
   qcom,calculate-soc-ms = <20000>;
   qcom,volatge-soc-timeout-ms = <60000>;
   qcom,low-voltage-threshold = <3450000>;
   qcom,s3-ocv-tolerence-uv = <1200>;
   qcom,s2-fifo-length = <5>;
   qcom,low-soc-fifo-length = <2>;
   qcom,bms-vadc = <&pm8916_vadc>;
   qcom,bms-adc_tm = <&pm8916_adc_tm>;
   qcom,pmic-revid = <&pm8916_revid>;

   qcom,force-s3-on-suspend;
   qcom,force-s2-in-charging;
   qcom,report-charger-eoc;

   qcom,batt-pres-status@1208 {
    reg = <0x1208 0x1>;
   };

   qcom,qpnp-chg-pres@1008 {
    reg = <0x1008 0x1>;
   };

   qcom,vm-bms@4000 {
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0>,
      <0x0 0x40 0x1>,
      <0x0 0x40 0x2>,
      <0x0 0x40 0x3>,
      <0x0 0x40 0x4>,
      <0x0 0x40 0x5>;

    interrupt-names = "leave_cv",
        "enter_cv",
        "good_ocv",
        "ocv_thr",
        "fifo_update_done",
        "fsm_state_change";
   };
  };

  pm8916_leds: qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pm8916@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  regulator@1400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s1";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1400 0x300>;
   status = "disabled";

   qcom,ctl@1400 {
    reg = <0x1400 0x100>;
   };
   qcom,ps@1500 {
    reg = <0x1500 0x100>;
   };
   qcom,freq@1600 {
    reg = <0x1600 0x100>;
   };
  };

  regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s2";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1700 0x300>;
   status = "disabled";

   qcom,ctl@1700 {
    reg = <0x1700 0x100>;
   };
   qcom,ps@1800 {
    reg = <0x1800 0x100>;
   };
   qcom,freq@1900 {
    reg = <0x1900 0x100>;
   };
  };

  regulator@1a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s3";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1a00 0x300>;
   status = "disabled";

   qcom,ctl@1a00 {
    reg = <0x1a00 0x100>;
   };
   qcom,ps@1b00 {
    reg = <0x1b00 0x100>;
   };
   qcom,freq@1c00 {
    reg = <0x1c00 0x100>;
   };
  };

  regulator@1d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s4";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1d00 0x300>;
   status = "disabled";

   qcom,ctl@1d00 {
    reg = <0x1d00 0x100>;
   };
   qcom,ps@1e00 {
    reg = <0x1e00 0x100>;
   };
   qcom,freq@1f00 {
    reg = <0x1f00 0x100>;
   };
  };

  regulator@4000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l1";
   reg = <0x4000 0x100>;
   status = "disabled";
  };

  regulator@4100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l2";
   reg = <0x4100 0x100>;
   status = "disabled";
  };

  regulator@4200 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l3";
   reg = <0x4200 0x100>;
   status = "disabled";
  };

  regulator@4300 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l4";
   reg = <0x4300 0x100>;
   status = "disabled";
  };

  regulator@4400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l5";
   reg = <0x4400 0x100>;
   status = "disabled";
  };

  regulator@4500 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l6";
   reg = <0x4500 0x100>;
   status = "disabled";
  };

  regulator@4600 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l7";
   reg = <0x4600 0x100>;
   status = "disabled";
  };

  regulator@4700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l8";
   reg = <0x4700 0x100>;
   status = "disabled";
  };

  regulator@4800 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l9";
   reg = <0x4800 0x100>;
   status = "disabled";
  };

  regulator@4900 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l10";
   reg = <0x4900 0x100>;
   status = "disabled";
  };

  regulator@4a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l11";
   reg = <0x4a00 0x100>;
   status = "disabled";
  };

  regulator@4b00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l12";
   reg = <0x4b00 0x100>;
   status = "disabled";
  };

  regulator@4c00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l13";
   reg = <0x4c00 0x100>;
   status = "disabled";
  };

  regulator@4d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l14";
   reg = <0x4d00 0x100>;
   status = "disabled";
  };

  regulator@4e00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l15";
   reg = <0x4e00 0x100>;
   status = "disabled";
  };

  regulator@4f00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l16";
   reg = <0x4f00 0x100>;
   status = "disabled";
  };

  regulator@5000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l17";
   reg = <0x5000 0x100>;
   status = "disabled";
  };

  regulator@5100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l18";
   reg = <0x5100 0x100>;
   status = "disabled";
  };

  pm8916_pwm: pwm@bc00 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
  };

  pm8916_vib: qcom,vibrator@c000 {
   compatible = "qcom,qpnp-vibrator";
   reg = <0xc000 0x100>;
   label = "vibrator";
   status = "disabled";
  };

  pm8916_tombak_dig: msm8x16_wcd_codec@f000{
   compatible = "qcom,wcd-spmi";
   reg = <0xf000 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0>,
         <0x1 0xf0 0x1>,
         <0x1 0xf0 0x2>,
         <0x1 0xf0 0x3>,
         <0x1 0xf0 0x4>,
         <0x1 0xf0 0x5>,
         <0x1 0xf0 0x6>,
         <0x1 0xf0 0x7>;
   interrupt-names = "spk_cnp_int",
       "spk_clip_int",
       "spk_ocp_int",
       "ins_rem_det1",
       "but_rel_det",
       "but_press_det",
       "ins_rem_det",
       "mbhc_int";

   cdc-vdda-cp-supply = <&pm8916_s4>;
   qcom,cdc-vdda-cp-voltage = <1800000 2200000>;
   qcom,cdc-vdda-cp-current = <770000>;

   cdc-vdda-h-supply = <&pm8916_l5>;
   qcom,cdc-vdda-h-voltage = <1800000 1800000>;
   qcom,cdc-vdda-h-current = <20000>;

   cdc-vdd-px-supply = <&pm8916_s4>;
   qcom,cdc-vdd-px-voltage = <1800000 2200000>;
   qcom,cdc-vdd-px-current = <770000>;

   cdc-vdd-pa-supply = <&pm8916_l5>;
   qcom,cdc-vdd-pa-voltage = <1800000 1800000>;
   qcom,cdc-vdd-pa-current = <5000>;

   cdc-vdd-mic-bias-supply = <&pm8916_l13>;
   qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
   qcom,cdc-vdd-mic-bias-current = <25000>;

   qcom,cdc-mclk-clk-rate = <9600000>;

   qcom,cdc-static-supplies = "cdc-vdda-h",
         "cdc-vdd-px",
         "cdc-vdd-pa",
         "cdc-vdda-cp";

   qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  };

  pm8916_tombak_analog: msm8x16_wcd_codec@f100{
   compatible = "qcom,wcd-spmi";
   reg = <0xf100 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf1 0x0>,
         <0x1 0xf1 0x1>,
         <0x1 0xf1 0x2>,
         <0x1 0xf1 0x3>,
         <0x1 0xf1 0x4>,
         <0x1 0xf1 0x5>;
   interrupt-names = "ear_ocp_int",
       "hphr_ocp_int",
       "hphl_ocp_det",
       "ear_cnp_int",
       "hphr_cnp_int",
       "hphl_cnp_int";
  };

  pm8916_bcm: qpnp-buck-current-monitor@1800 {
   compatible = "qcom,qpnp-buck-current-monitor";
   reg = <0x1800 0x100>;
   interrupts = <1 0x18 0>, <1 0x18 1>;
   interrupt-names = "iwarning", "icritical";
   qcom,enable-current-monitor;
   qcom,icrit-init-threshold-pc = <90>;
   qcom,iwarn-init-threshold-pc = <70>;
   qcom,icrit-polling-delay-msec = <1000>;
   qcom,iwarn-polling-delay-msec = <2000>;

   status = "disabled";
  };
 };
};
# 1261 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-regulator.dtsi" 1
# 15 "arch/arm/boot/dts/qcom/msm8939-regulator.dtsi"
&i2c_4 {
 ncp6335d: ncp6335d-regulator@1c {
  compatible = "onnn,ncp6335d-regulator";
  reg = <0x1c>;
  onnn,vsel = <0>;
  onnn,slew-ns = <3333>;
  onnn,step-size = <6250>;
  onnn,min-slew-ns = <416>;
  onnn,max-slew-ns = <3333>;
  regulator-min-microvolt = <1050000>;
  regulator-max-microvolt = <1350000>;
  onnn,min-setpoint = <600000>;
  pintrl-names = "default";
  pinctrl-0 = <&ext_buck_vsel_default>;
  onnn,vsel-gpio = <&msm_gpio 111 1>;
  onnn,discharge-enable;
  onnn,restore-reg;
 };

 fan53555: fan53555-regulator@60 {
  compatible = "fairchild,fan53555-regulator";
  reg = <0x60>;
  fairchild,backup-vsel = <1>;
  regulator-min-microvolt = <1050000>;
  regulator-max-microvolt = <1350000>;
  regulator-ramp-delay = <1250>;
  pintrl-names = "default";
  pinctrl-0 = <&ext_buck_vsel_default>;
  fairchild,vsel-gpio = <&msm_gpio 111 1>;
  fairchild,restore-reg;
  fairchild,disable-suspend;
 };
};



/ {

 pm8916_s1_corner: regulator-s1-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "8916_s1_corner";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8916_s1_corner_ao: regulator-s1-corner-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "8916_s1_corner_ao";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8916_s2_corner: regulator-s2-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "8916_s2_corner";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8916_s2_corner_ao: regulator-s2-corner-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "8916_s2_corner_ao";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 apc_vreg_corner: regulator-apc-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "apc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;
 };

 pm8916_l3_corner: regulator-l3-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "8916_l3_corner";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8916_l3_corner_ao: regulator-l3-corner-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "8916_l3_corner_ao";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8916_l7_ao: regulator-l7-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "8916_l7_ao";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };
};



&spmi_bus {
 qcom,pm8916@1 {
  pm8916_s1: regulator@1400 {
   status = "okay";
   qcom,system-load = <100000>;
   qcom,enable-time = <500>;
   regulator-min-microvolt = <1287500>;
   regulator-max-microvolt = <1287500>;
   regulator-always-on;
  };

  pm8916_s2: regulator@1700 {
   status = "okay";
   qcom,system-load = <100000>;
   qcom,enable-time = <500>;
   regulator-min-microvolt = <1287500>;
   regulator-max-microvolt = <1287500>;
   regulator-always-on;
  };

  pm8916_s3: regulator@1a00 {
   status = "okay";
   qcom,system-load = <100000>;
   qcom,enable-time = <500>;
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   regulator-always-on;
  };

  pm8916_s4: regulator@1d00 {
   status = "okay";
   qcom,system-load = <100000>;
   qcom,enable-time = <500>;
   regulator-min-microvolt = <2100000>;
   regulator-max-microvolt = <2100000>;
   regulator-always-on;
  };

  pm8916_l1: regulator@4000 {
   status = "okay";
   qcom,enable-time = <200>;
   parent-supply = <&pm8916_s3>;
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
  };

  pm8916_l2: regulator@4100 {
   status = "okay";
   qcom,enable-time = <200>;
   qcom,system-load = <10000>;
   parent-supply = <&pm8916_s3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-always-on;
  };

  pm8916_l3: regulator@4200 {
   status = "okay";
   qcom,enable-time = <200>;
   qcom,system-load = <10000>;
   parent-supply = <&pm8916_s3>;
   regulator-min-microvolt = <1287500>;
   regulator-max-microvolt = <1287500>;
   regulator-always-on;
  };

  pm8916_l4: regulator@4300 {
   status = "okay";
   qcom,enable-time = <200>;
   parent-supply = <&pm8916_s4>;
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
  };

  pm8916_l5: regulator@4400 {
   status = "okay";
   qcom,enable-time = <200>;
   qcom,system-load = <10000>;
   parent-supply = <&pm8916_s4>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
  };

  pm8916_l6: regulator@4500 {
   status = "okay";
   qcom,enable-time = <200>;
   parent-supply = <&pm8916_s4>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8916_l7: regulator@4600 {
   status = "okay";
   qcom,enable-time = <200>;
   parent-supply = <&pm8916_s4>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8916_l8: regulator@4700 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
  };

  pm8916_l9: regulator@4800 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8916_l10: regulator@4900 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2800000>;
  };

  pm8916_l11: regulator@4a00 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };

  pm8916_l12: regulator@4b00 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };

  pm8916_l13: regulator@4c00 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
  };

  pm8916_l14: regulator@4d00 {
   status = "okay";
   qcom,enable-time = <200>;
   qcom,system-load = <5000>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8916_l15: regulator@4e00 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8916_l16: regulator@4f00 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
  };

  pm8916_l17: regulator@5000 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2850000>;
  };

  pm8916_l18: regulator@5100 {
   status = "okay";
   qcom,enable-time = <200>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
  };
 };
};
# 1262 "arch/arm/boot/dts/qcom/msm8939.dtsi" 2

&pm8916_vadc {
 chan@0 {
  label = "usb_in";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <7>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@2 {
  label = "ireg_fb";
  reg = <2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <6>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@b {
  label = "chg_temp";
  reg = <0xb>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <3>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8916_adc_tm {

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x48>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <0x6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x68>;
 };
};

&gdsc_venus {
 status = "okay";
};

&gdsc_mdss {
 status = "okay";
};

&gdsc_jpeg {
 status = "okay";
};

&gdsc_vfe {
 status = "okay";
};

&gdsc_oxili_gx {
 status = "okay";
};

&gdsc_venus_core0 {
 status = "okay";
};

&gdsc_venus_core1 {
 status = "okay";
};
# 14 "arch/arm/boot/dts/qcom/msm8939-cdp.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8939-pinctrl.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8939-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@1000000 {
  compatible = "qcom,msm-tlmm-v4";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,pin-type-gp;
   qcom,num-pins = <122>;
   #qcom,pin-cells = <1>;
   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmmv4-gp-intc";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    num_irqs = <122>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";
   uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  sdhc2_cd_pin {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-pull-up;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {
   qcom,pin-type-sdc;

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };
  pmx_i2c_0 {

   qcom,pins = <&gp 7>, <&gp 6>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_0";

   i2c_0_active: i2c_0_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_0_sleep: i2c_0_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_4 {
   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_4";

   i2c_4_active: i2c_4_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_4_sleep: i2c_4_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  smb_int_pin {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "smb1360_int_gpio";
   smb_int_default: smb_int_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

   spi0_active {

                        qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
                        qcom,num-grp-pins = <3>;
                        qcom,pin-func = <1>;
                        label = "spi0-active";

                        spi0_default: default {
                                drive-strength = <12>;
                                bias-disable = <0>;
                        };
                };

                spi0_suspend {

                        qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
                        qcom,num-grp-pins = <3>;
                        qcom,pin-func = <0>;
                        label = "spi0-suspend";

                        spi0_sleep: sleep {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

                spi0_cs0_active {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <1>;
                        label = "spi0-cs0-active";
                        spi0_cs0_active: cs0_active {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

                spi0_cs0_suspend {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi0-cs0-suspend";
                        spi0_cs0_sleep: cs0_sleep {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

  apds99xx_int_pin {

   qcom,pins = <&gp 113>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "apds99xx-irq";
   apds99xx_default: apds99xx_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   apds99xx_sleep: apds99xx_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  mpu6050_int_pin {

   qcom,pins = <&gp 115>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "mpu6050-irq";
   mpu6050_default: mpu6050_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   mpu6050_sleep: mpu6050_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  tlmm_gpio_key {
   qcom,pins = <&gp 107>, <&gp 108>, <&gp 109>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <3>;
   label = "tlmm_gpio_key";
   gpio_key_active: gpio_key_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   gpio_key_suspend: gpio_key_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };


  pmx_ts_int_active {
   qcom,pins = <&gp 13>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_active";

   ts_int_active: ts_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_int_suspend {
   qcom,pins = <&gp 13>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_suspend";

   ts_int_suspend: ts_int_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_reset_active {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_active";

   ts_reset_active: ts_reset_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_reset_suspend {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_suspend";

   ts_reset_suspend: ts_reset_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_release {
   qcom,pins = <&gp 13>, <&gp 12>;
   qcom,num-grp-pins = <2>;
   label = "pmx_ts_release";

   ts_release: ts_release {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cdc-pdm-lines {
   qcom,pins = <&gp 63>, <&gp 64>, <&gp 65>,
     <&gp 66>, <&gp 67>, <&gp 68>;
   qcom,num-grp-pins = <6>;
   qcom,pin-func = <1>;
   label = "cdc-pdm-lines";
   cdc_pdm_lines_act: pdm_lines_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };
  cross-conn-det {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cross-conn-det-sw";
   cross_conn_det_act: lines_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   cross_conn_det_sus: lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  ext_buck_vsel {
   qcom,pins = <&gp 111>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "ext-buck-vsel";

   ext_buck_vsel_default: vsel0 {
    drive-strength = <2>;
   };
  };
 };
};
# 15 "arch/arm/boot/dts/qcom/msm8939-cdp.dtsi" 2

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  camera_focus {
   label = "camera_focus";
   gpios = <&msm_gpio 108 0x1>;
   linux,input-type = <1>;
   linux,code = <0x210>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  camera_snapshot {
   label = "camera_snapshot";
   gpios = <&msm_gpio 109 0x1>;
   linux,input-type = <1>;
   linux,code = <0x2fe>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  vol_up {
   label = "volume_up";
   gpios = <&msm_gpio 107 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };
 sound {
  compatible = "qcom,msm8x16-audio-codec";
  qcom,model = "msm8939-snd-card";
  qcom,msm-snd-card-id = <0>;
  qcom,msm-codec-type = "internal";
  qcom,msm-ext-pa = "primary";
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-micbias1-ext-cap;
  qcom,msm-hs-micbias-type = "internal";
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS Internal1", "Handset Mic",
   "MIC BIAS Internal2", "Headset Mic",
   "MIC BIAS Internal3", "Secondary Mic",
   "AMIC1", "MIC BIAS Internal1",
   "AMIC2", "MIC BIAS Internal2",
   "AMIC3", "MIC BIAS Internal3";
  pinctrl-names = "cdc_lines_act",
    "cdc_lines_sus",
    "cross_conn_det_act",
    "cross_conn_det_sus";
  pinctrl-0 = <&cdc_pdm_lines_act>;
  pinctrl-1 = <&cdc_pdm_lines_sus>;
  pinctrl-2 = <&cross_conn_det_act>;
  pinctrl-3 = <&cross_conn_det_sus>;
  qcom,cdc-us-euro-gpios = <&msm_gpio 120 0>;
 };
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&spmi_bus {
 qcom,pm8916@1 {
  qcom,vibrator@c000 {
   status = "okay";
   qcom,vib-timeout-ms = <15000>;
   qcom,vib-vtg-level-mV = <3100>;
  };
 };

 qcom,pm8916@0 {
  qcom,leds@a100 {
   status = "okay";
   qcom,led_mpp_2 {
    label = "mpp";
    linux,name = "button-backlight";
    linux,default-trigger = "none";
    qcom,default-state = "off";
    qcom,max-current = <40>;
    qcom,current-setting = <5>;
    qcom,id = <6>;
    qcom,mode = "manual";
    qcom,source-sel = <1>;
    qcom,mode-ctrl = <0x60>;
   };
  };
 };
};
# 16 "arch/arm/boot/dts/qcom/msm8939-cdp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8939 CDP";
 compatible = "qcom,msm8939-cdp", "qcom,msm8939", "qcom,cdp";
 qcom,board-id = <1 0>;
};
