--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cm0_wrapper.twx cm0_wrapper.ncd -o cm0_wrapper.twr
cm0_wrapper.pcf -ucf cm0_wrapper.ucf

Design file:              cm0_wrapper.ncd
Physical constraint file: cm0_wrapper.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkm = PERIOD TIMEGRP "clkm" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 211253633 paths analyzed, 2870 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.171ns.
--------------------------------------------------------------------------------

Paths for end point Processor/u_logic/Hc13z4 (SLICE_X27Y72.AX), 460167 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Usl2z4 (FF)
  Destination:          Processor/u_logic/Hc13z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.026ns (Levels of Logic = 12)
  Clock Path Skew:      -0.110ns (0.712 - 0.822)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Usl2z4 to Processor/u_logic/Hc13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.447   Processor/u_logic/Usl2z4
                                                       Processor/u_logic/Usl2z4
    SLICE_X6Y56.B4       net (fanout=6)        1.726   Processor/u_logic/Usl2z4
    SLICE_X6Y56.B        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>1
    SLICE_X6Y56.A5       net (fanout=2)        0.177   Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>
    SLICE_X6Y56.A        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Mmux_Jzzwx411
    SLICE_X2Y51.B5       net (fanout=7)        1.011   Processor/u_logic/Jzzwx4
    SLICE_X2Y51.B        Tilo                  0.205   Processor/u_logic/Pcd3z4
                                                       Processor/u_logic/Jjuwx43
    SLICE_X4Y53.D1       net (fanout=13)       1.068   Processor/u_logic/Jjuwx4
    SLICE_X4Y53.CMUX     Topdc                 0.368   Processor/u_logic/Z4l2z4
                                                       Processor/u_logic/U5pwx43_SW2_F
                                                       Processor/u_logic/U5pwx43_SW2
    SLICE_X4Y50.B6       net (fanout=2)        0.996   N458
    SLICE_X4Y50.B        Tilo                  0.203   Processor/u_logic/Lns2z4
                                                       Processor/u_logic/Mmux_A6zwx411
    SLICE_X4Y49.B3       net (fanout=10)       0.561   Processor/u_logic/A6zwx4
    SLICE_X4Y49.B        Tilo                  0.203   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW0
    SLICE_X4Y49.C4       net (fanout=1)        0.267   N1183
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.A5      net (fanout=8)        0.245   Processor/u_logic/E5owx42
    SLICE_X12Y61.A       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/Tuvwx41
    SLICE_X15Y66.C3      net (fanout=9)        0.756   Processor/u_logic/Tuvwx4
    SLICE_X15Y66.C       Tilo                  0.259   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C5      net (fanout=8)        2.367   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C       Tilo                  0.205   Processor/u_logic/Ki53z4
                                                       Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C6      net (fanout=20)       1.714   Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C       Tilo                  0.205   Processor/u_logic/Rek2z4
                                                       Processor/u_logic/C3qvx41
    SLICE_X27Y72.AX      net (fanout=15)       1.780   Processor/u_logic/C3qvx4
    SLICE_X27Y72.CLK     Tdick                 0.063   Processor/u_logic/Hc13z4
                                                       Processor/u_logic/Hc13z4
    -------------------------------------------------  ---------------------------
    Total                                     18.026ns (3.178ns logic, 14.848ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Cps2z4 (FF)
  Destination:          Processor/u_logic/Hc13z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.971ns (Levels of Logic = 12)
  Clock Path Skew:      -0.099ns (0.712 - 0.811)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Cps2z4 to Processor/u_logic/Hc13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.408   Processor/u_logic/Cps2z4
                                                       Processor/u_logic/Cps2z4
    SLICE_X5Y50.D1       net (fanout=5)        1.809   Processor/u_logic/Cps2z4
    SLICE_X5Y50.D        Tilo                  0.259   Processor/u_logic/Q6l2z4
                                                       Processor/u_logic/Wg0xx4_T1i2z4[14]_AND_4671_o1
    SLICE_X4Y48.A3       net (fanout=2)        0.503   Processor/u_logic/Wg0xx4_T1i2z4[14]_AND_4671_o1
    SLICE_X4Y48.A        Tilo                  0.203   Processor/u_logic/Pazwx41
                                                       Processor/u_logic/Mmux_Iazwx411
    SLICE_X9Y50.C1       net (fanout=9)        0.912   Processor/u_logic/Iazwx4
    SLICE_X9Y50.C        Tilo                  0.259   N693
                                                       Processor/u_logic/Pazwx42
    SLICE_X9Y50.A2       net (fanout=4)        0.448   Processor/u_logic/Pazwx42
    SLICE_X9Y50.A        Tilo                  0.259   N693
                                                       Processor/u_logic/Mmux_Fczwx411
    SLICE_X6Y49.D2       net (fanout=8)        1.049   Processor/u_logic/Fczwx4
    SLICE_X6Y49.D        Tilo                  0.205   Processor/u_logic/Gcb3z4
                                                       Processor/u_logic/Mmux_H6zwx411_SW0
    SLICE_X6Y49.C4       net (fanout=1)        0.447   N874
    SLICE_X6Y49.C        Tilo                  0.205   Processor/u_logic/Gcb3z4
                                                       Processor/u_logic/Mmux_H6zwx411
    SLICE_X4Y49.C2       net (fanout=9)        0.621   Processor/u_logic/H6zwx4
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.A5      net (fanout=8)        0.245   Processor/u_logic/E5owx42
    SLICE_X12Y61.A       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/Tuvwx41
    SLICE_X15Y66.C3      net (fanout=9)        0.756   Processor/u_logic/Tuvwx4
    SLICE_X15Y66.C       Tilo                  0.259   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C5      net (fanout=8)        2.367   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C       Tilo                  0.205   Processor/u_logic/Ki53z4
                                                       Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C6      net (fanout=20)       1.714   Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C       Tilo                  0.205   Processor/u_logic/Rek2z4
                                                       Processor/u_logic/C3qvx41
    SLICE_X27Y72.AX      net (fanout=15)       1.780   Processor/u_logic/C3qvx4
    SLICE_X27Y72.CLK     Tdick                 0.063   Processor/u_logic/Hc13z4
                                                       Processor/u_logic/Hc13z4
    -------------------------------------------------  ---------------------------
    Total                                     17.971ns (3.140ns logic, 14.831ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Usl2z4 (FF)
  Destination:          Processor/u_logic/Hc13z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.953ns (Levels of Logic = 12)
  Clock Path Skew:      -0.110ns (0.712 - 0.822)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Usl2z4 to Processor/u_logic/Hc13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.447   Processor/u_logic/Usl2z4
                                                       Processor/u_logic/Usl2z4
    SLICE_X6Y56.B4       net (fanout=6)        1.726   Processor/u_logic/Usl2z4
    SLICE_X6Y56.B        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>1
    SLICE_X6Y56.A5       net (fanout=2)        0.177   Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>
    SLICE_X6Y56.A        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Mmux_Jzzwx411
    SLICE_X2Y51.B5       net (fanout=7)        1.011   Processor/u_logic/Jzzwx4
    SLICE_X2Y51.B        Tilo                  0.205   Processor/u_logic/Pcd3z4
                                                       Processor/u_logic/Jjuwx43
    SLICE_X4Y53.D1       net (fanout=13)       1.068   Processor/u_logic/Jjuwx4
    SLICE_X4Y53.CMUX     Topdc                 0.368   Processor/u_logic/Z4l2z4
                                                       Processor/u_logic/U5pwx43_SW2_F
                                                       Processor/u_logic/U5pwx43_SW2
    SLICE_X4Y50.B6       net (fanout=2)        0.996   N458
    SLICE_X4Y50.B        Tilo                  0.203   Processor/u_logic/Lns2z4
                                                       Processor/u_logic/Mmux_A6zwx411
    SLICE_X4Y49.B3       net (fanout=10)       0.561   Processor/u_logic/A6zwx4
    SLICE_X4Y49.B        Tilo                  0.203   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW0
    SLICE_X4Y49.C4       net (fanout=1)        0.267   N1183
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.C4      net (fanout=8)        0.290   Processor/u_logic/E5owx42
    SLICE_X12Y61.C       Tilo                  0.204   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx44
    SLICE_X15Y66.C5      net (fanout=14)       0.637   Processor/u_logic/E5owx4
    SLICE_X15Y66.C       Tilo                  0.259   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C5      net (fanout=8)        2.367   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C       Tilo                  0.205   Processor/u_logic/Ki53z4
                                                       Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C6      net (fanout=20)       1.714   Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C       Tilo                  0.205   Processor/u_logic/Rek2z4
                                                       Processor/u_logic/C3qvx41
    SLICE_X27Y72.AX      net (fanout=15)       1.780   Processor/u_logic/C3qvx4
    SLICE_X27Y72.CLK     Tdick                 0.063   Processor/u_logic/Hc13z4
                                                       Processor/u_logic/Hc13z4
    -------------------------------------------------  ---------------------------
    Total                                     17.953ns (3.179ns logic, 14.774ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Processor/u_logic/Zu33z4 (SLICE_X29Y71.AX), 460167 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Usl2z4 (FF)
  Destination:          Processor/u_logic/Zu33z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.006ns (Levels of Logic = 12)
  Clock Path Skew:      -0.106ns (0.716 - 0.822)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Usl2z4 to Processor/u_logic/Zu33z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.447   Processor/u_logic/Usl2z4
                                                       Processor/u_logic/Usl2z4
    SLICE_X6Y56.B4       net (fanout=6)        1.726   Processor/u_logic/Usl2z4
    SLICE_X6Y56.B        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>1
    SLICE_X6Y56.A5       net (fanout=2)        0.177   Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>
    SLICE_X6Y56.A        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Mmux_Jzzwx411
    SLICE_X2Y51.B5       net (fanout=7)        1.011   Processor/u_logic/Jzzwx4
    SLICE_X2Y51.B        Tilo                  0.205   Processor/u_logic/Pcd3z4
                                                       Processor/u_logic/Jjuwx43
    SLICE_X4Y53.D1       net (fanout=13)       1.068   Processor/u_logic/Jjuwx4
    SLICE_X4Y53.CMUX     Topdc                 0.368   Processor/u_logic/Z4l2z4
                                                       Processor/u_logic/U5pwx43_SW2_F
                                                       Processor/u_logic/U5pwx43_SW2
    SLICE_X4Y50.B6       net (fanout=2)        0.996   N458
    SLICE_X4Y50.B        Tilo                  0.203   Processor/u_logic/Lns2z4
                                                       Processor/u_logic/Mmux_A6zwx411
    SLICE_X4Y49.B3       net (fanout=10)       0.561   Processor/u_logic/A6zwx4
    SLICE_X4Y49.B        Tilo                  0.203   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW0
    SLICE_X4Y49.C4       net (fanout=1)        0.267   N1183
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.A5      net (fanout=8)        0.245   Processor/u_logic/E5owx42
    SLICE_X12Y61.A       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/Tuvwx41
    SLICE_X15Y66.C3      net (fanout=9)        0.756   Processor/u_logic/Tuvwx4
    SLICE_X15Y66.C       Tilo                  0.259   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C5      net (fanout=8)        2.367   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C       Tilo                  0.205   Processor/u_logic/Ki53z4
                                                       Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C6      net (fanout=20)       1.714   Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C       Tilo                  0.205   Processor/u_logic/Rek2z4
                                                       Processor/u_logic/C3qvx41
    SLICE_X29Y71.AX      net (fanout=15)       1.760   Processor/u_logic/C3qvx4
    SLICE_X29Y71.CLK     Tdick                 0.063   Processor/u_logic/Zu33z4
                                                       Processor/u_logic/Zu33z4
    -------------------------------------------------  ---------------------------
    Total                                     18.006ns (3.178ns logic, 14.828ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Cps2z4 (FF)
  Destination:          Processor/u_logic/Zu33z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.951ns (Levels of Logic = 12)
  Clock Path Skew:      -0.095ns (0.716 - 0.811)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Cps2z4 to Processor/u_logic/Zu33z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.408   Processor/u_logic/Cps2z4
                                                       Processor/u_logic/Cps2z4
    SLICE_X5Y50.D1       net (fanout=5)        1.809   Processor/u_logic/Cps2z4
    SLICE_X5Y50.D        Tilo                  0.259   Processor/u_logic/Q6l2z4
                                                       Processor/u_logic/Wg0xx4_T1i2z4[14]_AND_4671_o1
    SLICE_X4Y48.A3       net (fanout=2)        0.503   Processor/u_logic/Wg0xx4_T1i2z4[14]_AND_4671_o1
    SLICE_X4Y48.A        Tilo                  0.203   Processor/u_logic/Pazwx41
                                                       Processor/u_logic/Mmux_Iazwx411
    SLICE_X9Y50.C1       net (fanout=9)        0.912   Processor/u_logic/Iazwx4
    SLICE_X9Y50.C        Tilo                  0.259   N693
                                                       Processor/u_logic/Pazwx42
    SLICE_X9Y50.A2       net (fanout=4)        0.448   Processor/u_logic/Pazwx42
    SLICE_X9Y50.A        Tilo                  0.259   N693
                                                       Processor/u_logic/Mmux_Fczwx411
    SLICE_X6Y49.D2       net (fanout=8)        1.049   Processor/u_logic/Fczwx4
    SLICE_X6Y49.D        Tilo                  0.205   Processor/u_logic/Gcb3z4
                                                       Processor/u_logic/Mmux_H6zwx411_SW0
    SLICE_X6Y49.C4       net (fanout=1)        0.447   N874
    SLICE_X6Y49.C        Tilo                  0.205   Processor/u_logic/Gcb3z4
                                                       Processor/u_logic/Mmux_H6zwx411
    SLICE_X4Y49.C2       net (fanout=9)        0.621   Processor/u_logic/H6zwx4
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.A5      net (fanout=8)        0.245   Processor/u_logic/E5owx42
    SLICE_X12Y61.A       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/Tuvwx41
    SLICE_X15Y66.C3      net (fanout=9)        0.756   Processor/u_logic/Tuvwx4
    SLICE_X15Y66.C       Tilo                  0.259   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C5      net (fanout=8)        2.367   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C       Tilo                  0.205   Processor/u_logic/Ki53z4
                                                       Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C6      net (fanout=20)       1.714   Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C       Tilo                  0.205   Processor/u_logic/Rek2z4
                                                       Processor/u_logic/C3qvx41
    SLICE_X29Y71.AX      net (fanout=15)       1.760   Processor/u_logic/C3qvx4
    SLICE_X29Y71.CLK     Tdick                 0.063   Processor/u_logic/Zu33z4
                                                       Processor/u_logic/Zu33z4
    -------------------------------------------------  ---------------------------
    Total                                     17.951ns (3.140ns logic, 14.811ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Usl2z4 (FF)
  Destination:          Processor/u_logic/Zu33z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.933ns (Levels of Logic = 12)
  Clock Path Skew:      -0.106ns (0.716 - 0.822)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Usl2z4 to Processor/u_logic/Zu33z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.447   Processor/u_logic/Usl2z4
                                                       Processor/u_logic/Usl2z4
    SLICE_X6Y56.B4       net (fanout=6)        1.726   Processor/u_logic/Usl2z4
    SLICE_X6Y56.B        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>1
    SLICE_X6Y56.A5       net (fanout=2)        0.177   Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>
    SLICE_X6Y56.A        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Mmux_Jzzwx411
    SLICE_X2Y51.B5       net (fanout=7)        1.011   Processor/u_logic/Jzzwx4
    SLICE_X2Y51.B        Tilo                  0.205   Processor/u_logic/Pcd3z4
                                                       Processor/u_logic/Jjuwx43
    SLICE_X4Y53.D1       net (fanout=13)       1.068   Processor/u_logic/Jjuwx4
    SLICE_X4Y53.CMUX     Topdc                 0.368   Processor/u_logic/Z4l2z4
                                                       Processor/u_logic/U5pwx43_SW2_F
                                                       Processor/u_logic/U5pwx43_SW2
    SLICE_X4Y50.B6       net (fanout=2)        0.996   N458
    SLICE_X4Y50.B        Tilo                  0.203   Processor/u_logic/Lns2z4
                                                       Processor/u_logic/Mmux_A6zwx411
    SLICE_X4Y49.B3       net (fanout=10)       0.561   Processor/u_logic/A6zwx4
    SLICE_X4Y49.B        Tilo                  0.203   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW0
    SLICE_X4Y49.C4       net (fanout=1)        0.267   N1183
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.C4      net (fanout=8)        0.290   Processor/u_logic/E5owx42
    SLICE_X12Y61.C       Tilo                  0.204   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx44
    SLICE_X15Y66.C5      net (fanout=14)       0.637   Processor/u_logic/E5owx4
    SLICE_X15Y66.C       Tilo                  0.259   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C5      net (fanout=8)        2.367   Processor/u_logic/Uqwwx4_Brwwx4_AND_4324_o10
    SLICE_X30Y74.C       Tilo                  0.205   Processor/u_logic/Ki53z4
                                                       Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C6      net (fanout=20)       1.714   Processor/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X14Y67.C       Tilo                  0.205   Processor/u_logic/Rek2z4
                                                       Processor/u_logic/C3qvx41
    SLICE_X29Y71.AX      net (fanout=15)       1.760   Processor/u_logic/C3qvx4
    SLICE_X29Y71.CLK     Tdick                 0.063   Processor/u_logic/Zu33z4
                                                       Processor/u_logic/Zu33z4
    -------------------------------------------------  ---------------------------
    Total                                     17.933ns (3.179ns logic, 14.754ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Processor/u_logic/Yr13z4 (SLICE_X22Y53.AX), 207870 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Usl2z4 (FF)
  Destination:          Processor/u_logic/Yr13z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.845ns (Levels of Logic = 12)
  Clock Path Skew:      -0.104ns (0.235 - 0.339)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Usl2z4 to Processor/u_logic/Yr13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.447   Processor/u_logic/Usl2z4
                                                       Processor/u_logic/Usl2z4
    SLICE_X6Y56.B4       net (fanout=6)        1.726   Processor/u_logic/Usl2z4
    SLICE_X6Y56.B        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>1
    SLICE_X6Y56.A5       net (fanout=2)        0.177   Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>
    SLICE_X6Y56.A        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Mmux_Jzzwx411
    SLICE_X2Y51.B5       net (fanout=7)        1.011   Processor/u_logic/Jzzwx4
    SLICE_X2Y51.B        Tilo                  0.205   Processor/u_logic/Pcd3z4
                                                       Processor/u_logic/Jjuwx43
    SLICE_X4Y53.D1       net (fanout=13)       1.068   Processor/u_logic/Jjuwx4
    SLICE_X4Y53.CMUX     Topdc                 0.368   Processor/u_logic/Z4l2z4
                                                       Processor/u_logic/U5pwx43_SW2_F
                                                       Processor/u_logic/U5pwx43_SW2
    SLICE_X4Y50.B6       net (fanout=2)        0.996   N458
    SLICE_X4Y50.B        Tilo                  0.203   Processor/u_logic/Lns2z4
                                                       Processor/u_logic/Mmux_A6zwx411
    SLICE_X4Y49.B3       net (fanout=10)       0.561   Processor/u_logic/A6zwx4
    SLICE_X4Y49.B        Tilo                  0.203   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW0
    SLICE_X4Y49.C4       net (fanout=1)        0.267   N1183
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.C4      net (fanout=8)        0.290   Processor/u_logic/E5owx42
    SLICE_X12Y61.C       Tilo                  0.204   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx44
    SLICE_X7Y68.C4       net (fanout=14)       1.240   Processor/u_logic/E5owx4
    SLICE_X7Y68.C        Tilo                  0.259   Processor/u_logic/Bdm2z4
                                                       Processor/u_logic/E4pwx4_L4pwx4_OR_793_o
    SLICE_X11Y67.B4      net (fanout=5)        0.847   Processor/u_logic/E4pwx4_L4pwx4_OR_793_o
    SLICE_X11Y67.B       Tilo                  0.259   Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o
                                                       Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o6
    SLICE_X25Y62.C1      net (fanout=5)        1.448   Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o
    SLICE_X25Y62.C       Tilo                  0.259   Processor/u_logic/H133z4
                                                       Processor/u_logic/Oszvx4
    SLICE_X22Y53.AX      net (fanout=15)       2.674   Processor/u_logic/Oszvx4
    SLICE_X22Y53.CLK     Tdick                 0.136   Processor/u_logic/Yr13z4
                                                       Processor/u_logic/Yr13z4
    -------------------------------------------------  ---------------------------
    Total                                     17.845ns (3.360ns logic, 14.485ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Cps2z4 (FF)
  Destination:          Processor/u_logic/Yr13z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.790ns (Levels of Logic = 12)
  Clock Path Skew:      -0.093ns (0.235 - 0.328)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Cps2z4 to Processor/u_logic/Yr13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.408   Processor/u_logic/Cps2z4
                                                       Processor/u_logic/Cps2z4
    SLICE_X5Y50.D1       net (fanout=5)        1.809   Processor/u_logic/Cps2z4
    SLICE_X5Y50.D        Tilo                  0.259   Processor/u_logic/Q6l2z4
                                                       Processor/u_logic/Wg0xx4_T1i2z4[14]_AND_4671_o1
    SLICE_X4Y48.A3       net (fanout=2)        0.503   Processor/u_logic/Wg0xx4_T1i2z4[14]_AND_4671_o1
    SLICE_X4Y48.A        Tilo                  0.203   Processor/u_logic/Pazwx41
                                                       Processor/u_logic/Mmux_Iazwx411
    SLICE_X9Y50.C1       net (fanout=9)        0.912   Processor/u_logic/Iazwx4
    SLICE_X9Y50.C        Tilo                  0.259   N693
                                                       Processor/u_logic/Pazwx42
    SLICE_X9Y50.A2       net (fanout=4)        0.448   Processor/u_logic/Pazwx42
    SLICE_X9Y50.A        Tilo                  0.259   N693
                                                       Processor/u_logic/Mmux_Fczwx411
    SLICE_X6Y49.D2       net (fanout=8)        1.049   Processor/u_logic/Fczwx4
    SLICE_X6Y49.D        Tilo                  0.205   Processor/u_logic/Gcb3z4
                                                       Processor/u_logic/Mmux_H6zwx411_SW0
    SLICE_X6Y49.C4       net (fanout=1)        0.447   N874
    SLICE_X6Y49.C        Tilo                  0.205   Processor/u_logic/Gcb3z4
                                                       Processor/u_logic/Mmux_H6zwx411
    SLICE_X4Y49.C2       net (fanout=9)        0.621   Processor/u_logic/H6zwx4
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.C4      net (fanout=8)        0.290   Processor/u_logic/E5owx42
    SLICE_X12Y61.C       Tilo                  0.204   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx44
    SLICE_X7Y68.C4       net (fanout=14)       1.240   Processor/u_logic/E5owx4
    SLICE_X7Y68.C        Tilo                  0.259   Processor/u_logic/Bdm2z4
                                                       Processor/u_logic/E4pwx4_L4pwx4_OR_793_o
    SLICE_X11Y67.B4      net (fanout=5)        0.847   Processor/u_logic/E4pwx4_L4pwx4_OR_793_o
    SLICE_X11Y67.B       Tilo                  0.259   Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o
                                                       Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o6
    SLICE_X25Y62.C1      net (fanout=5)        1.448   Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o
    SLICE_X25Y62.C       Tilo                  0.259   Processor/u_logic/H133z4
                                                       Processor/u_logic/Oszvx4
    SLICE_X22Y53.AX      net (fanout=15)       2.674   Processor/u_logic/Oszvx4
    SLICE_X22Y53.CLK     Tdick                 0.136   Processor/u_logic/Yr13z4
                                                       Processor/u_logic/Yr13z4
    -------------------------------------------------  ---------------------------
    Total                                     17.790ns (3.322ns logic, 14.468ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Processor/u_logic/Bmb3z4 (FF)
  Destination:          Processor/u_logic/Yr13z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.675ns (Levels of Logic = 12)
  Clock Path Skew:      -0.083ns (0.235 - 0.318)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Processor/u_logic/Bmb3z4 to Processor/u_logic/Yr13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.408   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Bmb3z4
    SLICE_X6Y56.B6       net (fanout=7)        1.595   Processor/u_logic/Bmb3z4
    SLICE_X6Y56.B        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>1
    SLICE_X6Y56.A5       net (fanout=2)        0.177   Processor/u_logic/Q60xx4_T1i2z4[4]_AND_4640_o<4>
    SLICE_X6Y56.A        Tilo                  0.205   Processor/u_logic/Axm2z4
                                                       Processor/u_logic/Mmux_Jzzwx411
    SLICE_X2Y51.B5       net (fanout=7)        1.011   Processor/u_logic/Jzzwx4
    SLICE_X2Y51.B        Tilo                  0.205   Processor/u_logic/Pcd3z4
                                                       Processor/u_logic/Jjuwx43
    SLICE_X4Y53.D1       net (fanout=13)       1.068   Processor/u_logic/Jjuwx4
    SLICE_X4Y53.CMUX     Topdc                 0.368   Processor/u_logic/Z4l2z4
                                                       Processor/u_logic/U5pwx43_SW2_F
                                                       Processor/u_logic/U5pwx43_SW2
    SLICE_X4Y50.B6       net (fanout=2)        0.996   N458
    SLICE_X4Y50.B        Tilo                  0.203   Processor/u_logic/Lns2z4
                                                       Processor/u_logic/Mmux_A6zwx411
    SLICE_X4Y49.B3       net (fanout=10)       0.561   Processor/u_logic/A6zwx4
    SLICE_X4Y49.B        Tilo                  0.203   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW0
    SLICE_X4Y49.C4       net (fanout=1)        0.267   N1183
    SLICE_X4Y49.C        Tilo                  0.204   N905
                                                       Processor/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X12Y61.B3      net (fanout=1)        2.180   N707
    SLICE_X12Y61.B       Tilo                  0.203   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx42
    SLICE_X12Y61.C4      net (fanout=8)        0.290   Processor/u_logic/E5owx42
    SLICE_X12Y61.C       Tilo                  0.204   Processor/u_logic/N4rvx4
                                                       Processor/u_logic/E5owx44
    SLICE_X7Y68.C4       net (fanout=14)       1.240   Processor/u_logic/E5owx4
    SLICE_X7Y68.C        Tilo                  0.259   Processor/u_logic/Bdm2z4
                                                       Processor/u_logic/E4pwx4_L4pwx4_OR_793_o
    SLICE_X11Y67.B4      net (fanout=5)        0.847   Processor/u_logic/E4pwx4_L4pwx4_OR_793_o
    SLICE_X11Y67.B       Tilo                  0.259   Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o
                                                       Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o6
    SLICE_X25Y62.C1      net (fanout=5)        1.448   Processor/u_logic/K0pwx4_R0pwx4_AND_3424_o
    SLICE_X25Y62.C       Tilo                  0.259   Processor/u_logic/H133z4
                                                       Processor/u_logic/Oszvx4
    SLICE_X22Y53.AX      net (fanout=15)       2.674   Processor/u_logic/Oszvx4
    SLICE_X22Y53.CLK     Tdick                 0.136   Processor/u_logic/Yr13z4
                                                       Processor/u_logic/Yr13z4
    -------------------------------------------------  ---------------------------
    Total                                     17.675ns (3.321ns logic, 14.354ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkm = PERIOD TIMEGRP "clkm" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Processor/u_logic/Itw2z4 (SLICE_X2Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Processor/u_logic/Itw2z4 (FF)
  Destination:          Processor/u_logic/Itw2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 20.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Processor/u_logic/Itw2z4 to Processor/u_logic/Itw2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.AQ       Tcko                  0.200   Processor/u_logic/Itw2z4
                                                       Processor/u_logic/Itw2z4
    SLICE_X2Y73.A6       net (fanout=2)        0.022   Processor/u_logic/Itw2z4
    SLICE_X2Y73.CLK      Tah         (-Th)    -0.190   Processor/u_logic/Itw2z4
                                                       Processor/u_logic/Ynhvx41
                                                       Processor/u_logic/Itw2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point Processor/u_logic/V3o2z4 (SLICE_X6Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Processor/u_logic/V3o2z4 (FF)
  Destination:          Processor/u_logic/V3o2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 20.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Processor/u_logic/V3o2z4 to Processor/u_logic/V3o2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y60.AQ       Tcko                  0.200   Processor/u_logic/V3o2z4
                                                       Processor/u_logic/V3o2z4
    SLICE_X6Y60.A6       net (fanout=2)        0.023   Processor/u_logic/V3o2z4
    SLICE_X6Y60.CLK      Tah         (-Th)    -0.190   Processor/u_logic/V3o2z4
                                                       Processor/u_logic/Rbmvx4
                                                       Processor/u_logic/V3o2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point Processor/u_logic/S8k2z4 (SLICE_X34Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Processor/u_logic/S8k2z4 (FF)
  Destination:          Processor/u_logic/S8k2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 20.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Processor/u_logic/S8k2z4 to Processor/u_logic/S8k2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.AQ      Tcko                  0.200   Processor/u_logic/S8k2z4
                                                       Processor/u_logic/S8k2z4
    SLICE_X34Y72.A6      net (fanout=5)        0.023   Processor/u_logic/S8k2z4
    SLICE_X34Y72.CLK     Tah         (-Th)    -0.190   Processor/u_logic/S8k2z4
                                                       Processor/u_logic/R5lvx41
                                                       Processor/u_logic/S8k2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkm = PERIOD TIMEGRP "clkm" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkm_BUFGP/BUFG/I0
  Logical resource: clkm_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkm_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Processor/u_logic/Jxs2z4/CLK
  Logical resource: Processor/u_logic/Jxs2z4/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clkm_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Processor/u_logic/Jxs2z4/SR
  Logical resource: Processor/u_logic/Jxs2z4/SR
  Location pin: SLICE_X2Y50.SR
  Clock network: AHB_bridge_comp/state_machine_comp/rstn_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkm           |   18.171|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 211253633 paths, 0 nets, and 18489 connections

Design statistics:
   Minimum period:  18.171ns{1}   (Maximum frequency:  55.033MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 26 20:05:55 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4750 MB



