Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Aug  7 00:17:32 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  449         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (255)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (255)
---------------------------------
 There are 255 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.369        0.000                      0                 5142        0.039        0.000                      0                 5142        3.468        0.000                       0                  3701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.369        0.000                      0                 5142        0.039        0.000                      0                 5142        3.468        0.000                       0                  3701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.431ns (36.772%)  route 4.180ns (63.227%))
  Logic Levels:           42  (CARRY8=39 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.507 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.533    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.615 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.641    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y81         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 2.450ns (37.099%)  route 4.154ns (62.901%))
  Logic Levels:           41  (CARRY8=38 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.608 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     6.634    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[47]
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y80         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 2.425ns (36.721%)  route 4.179ns (63.279%))
  Logic Levels:           42  (CARRY8=39 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.507 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.533    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.609 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     6.634    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[49]
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y81         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.450ns (37.105%)  route 4.153ns (62.895%))
  Logic Levels:           41  (CARRY8=38 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.608 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     6.633    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[45]
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y80         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 2.416ns (36.629%)  route 4.180ns (63.371%))
  Logic Levels:           42  (CARRY8=39 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.507 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.533    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     6.600 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.026     6.626    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[50]
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y81         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 2.437ns (36.975%)  route 4.154ns (63.025%))
  Logic Levels:           41  (CARRY8=38 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     6.595 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.026     6.621    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[46]
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y80         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 2.405ns (36.528%)  route 4.179ns (63.472%))
  Logic Levels:           42  (CARRY8=39 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.507 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.533    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.589 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.025     6.614    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[48]
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y81         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.420ns (36.818%)  route 4.153ns (63.182%))
  Logic Levels:           41  (CARRY8=38 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.578 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.025     6.603    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[44]
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y80         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.416ns (36.774%)  route 4.154ns (63.226%))
  Logic Levels:           41  (CARRY8=38 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.574 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.600    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[43]
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y80         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.435ns (37.102%)  route 4.128ns (62.898%))
  Logic Levels:           40  (CARRY8=37 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.567 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     6.593    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[39]
    SLICE_X40Y79         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y79         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y79         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_181_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[30]/Q
                         net (fo=1, routed)           0.055     0.105    bd_0_i/hls_inst/inst/add_ln89_reg_687[30]
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_181_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_181_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y59         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_reg_181_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln100_reg_656_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_fu_80_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln100_reg_656_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/add_ln100_reg_656_reg[16]/Q
                         net (fo=1, routed)           0.055     0.107    bd_0_i/hls_inst/inst/add_ln100_reg_656[16]
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_80_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/k_fu_80_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X49Y54         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/k_fu_80_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_299_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y90         FDRE                                         r  bd_0_i/hls_inst/inst/reg_299_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/reg_299_reg[62]/Q
                         net (fo=1, routed)           0.056     0.108    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[63]_0[62]
    SLICE_X51Y91         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/ap_clk
    SLICE_X51Y91         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[62]/C
                         clock pessimism              0.000     0.019    
    SLICE_X51Y91         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.037ns (38.669%)  route 0.059ns (61.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].MANT_DEL/i_pipe/aclk
    SLICE_X37Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=6, routed)           0.059     0.109    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].MANT_DEL/i_pipe/maNew[40]_68[21]
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].MANT_DEL/i_pipe/aclk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y39         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_299_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y88         FDRE                                         r  bd_0_i/hls_inst/inst/reg_299_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_299_reg[57]/Q
                         net (fo=1, routed)           0.057     0.109    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[63]_0[57]
    SLICE_X51Y88         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/ap_clk
    SLICE_X51Y88         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[57]/C
                         clock pessimism              0.000     0.019    
    SLICE_X51Y88         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_181_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[22]/Q
                         net (fo=1, routed)           0.060     0.110    bd_0_i/hls_inst/inst/add_ln89_reg_687[22]
    SLICE_X45Y58         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_181_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y58         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_181_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y58         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_reg_181_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_reg_708_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
    SLICE_X44Y91         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.exp_op_reg[6]/Q
                         net (fo=1, routed)           0.057     0.110    bd_0_i/hls_inst/inst/r_tdata_2[58]
    SLICE_X43Y91         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_708_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y91         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_708_reg[58]/C
                         clock pessimism              0.000     0.018    
    SLICE_X43Y91         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/tmp_reg_708_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_reg_708_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
    SLICE_X36Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[22]/Q
                         net (fo=1, routed)           0.059     0.111    bd_0_i/hls_inst/inst/r_tdata_2[22]
    SLICE_X38Y76         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_708_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y76         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_708_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y76         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/tmp_reg_708_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/div_reg_737_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[48]/Q
                         net (fo=1, routed)           0.060     0.111    bd_0_i/hls_inst/inst/r_tdata_0[48]
    SLICE_X41Y56         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_737_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y56         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_737_reg[48]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y56         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/div_reg_737_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.012     0.012    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/aclk
    SLICE_X40Y85         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=1, routed)           0.059     0.111    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_0
    SLICE_X40Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/aclk
    SLICE_X40Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y86         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][10]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][4]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][5]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][6]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][7]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][8]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][10]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][10]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][10]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]_srl10/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ni[1]
                            (input port)
  Destination:            R_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.808ns  (logic 0.382ns (47.286%)  route 0.426ns (52.714%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ni[1] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ni[1]
    SLICE_X45Y48         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/R_we0_INST_0_i_34/O
                         net (fo=1, routed)           0.009     0.107    bd_0_i/hls_inst/inst/R_we0_INST_0_i_34_n_4
    SLICE_X45Y48         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.297 f  bd_0_i/hls_inst/inst/R_we0_INST_0_i_2/CO[7]
                         net (fo=1, routed)           0.026     0.323    bd_0_i/hls_inst/inst/R_we0_INST_0_i_2_n_4
    SLICE_X45Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.345 f  bd_0_i/hls_inst/inst/R_we0_INST_0_i_1/CO[7]
                         net (fo=4, routed)           0.360     0.705    bd_0_i/hls_inst/inst/icmp_ln104_fu_506_p2
    SLICE_X48Y57         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     0.777 r  bd_0_i/hls_inst/inst/R_we0_INST_0/O
                         net (fo=0)                   0.031     0.808    R_we0
                                                                      r  R_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nj[1]
                            (input port)
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.773ns  (logic 0.469ns (60.704%)  route 0.304ns (39.296%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  nj[1] (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/nj[1]
    SLICE_X49Y55         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_34/O
                         net (fo=1, routed)           0.009     0.107    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_34_n_4
    SLICE_X49Y55         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.297 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[7]
                         net (fo=1, routed)           0.026     0.323    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_4
    SLICE_X49Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.345 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[7]
                         net (fo=4, routed)           0.235     0.580    bd_0_i/hls_inst/inst/icmp_ln100_fu_329_p2
    SLICE_X48Y60         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     0.739 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.034     0.773    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nj[1]
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.773ns  (logic 0.469ns (60.704%)  route 0.304ns (39.296%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  nj[1] (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/nj[1]
    SLICE_X49Y55         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_34/O
                         net (fo=1, routed)           0.009     0.107    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_34_n_4
    SLICE_X49Y55         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.297 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[7]
                         net (fo=1, routed)           0.026     0.323    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_4
    SLICE_X49Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.345 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[7]
                         net (fo=4, routed)           0.235     0.580    bd_0_i/hls_inst/inst/icmp_ln100_fu_329_p2
    SLICE_X48Y60         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     0.739 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.034     0.773    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.178ns  (logic 0.157ns (88.202%)  route 0.021ns (11.798%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X49Y63         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     0.157 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.021     0.178    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.071ns  (logic 0.057ns (80.282%)  route 0.014ns (19.718%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X49Y63         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.057 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.014     0.071    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nj[30]
                            (input port)
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.107ns (45.733%)  route 0.127ns (54.267%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  nj[30] (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/nj[30]
    SLICE_X49Y56         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.020 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.020    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3_n_4
    SLICE_X49Y56         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.027     0.047 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[7]
                         net (fo=4, routed)           0.110     0.157    bd_0_i/hls_inst/inst/icmp_ln100_fu_329_p2
    SLICE_X48Y60         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.060     0.217 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.017     0.234    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nj[30]
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.107ns (45.733%)  route 0.127ns (54.267%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  nj[30] (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/nj[30]
    SLICE_X49Y56         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.020 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.020    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3_n_4
    SLICE_X49Y56         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.027     0.047 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[7]
                         net (fo=4, routed)           0.110     0.157    bd_0_i/hls_inst/inst/icmp_ln100_fu_329_p2
    SLICE_X48Y60         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.060     0.217 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.017     0.234    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ni[30]
                            (input port)
  Destination:            R_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.069ns (26.952%)  route 0.187ns (73.048%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ni[30] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ni[30]
    SLICE_X45Y49         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.020 f  bd_0_i/hls_inst/inst/R_we0_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.020    bd_0_i/hls_inst/inst/R_we0_INST_0_i_3_n_4
    SLICE_X45Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.027     0.047 f  bd_0_i/hls_inst/inst/R_we0_INST_0_i_1/CO[7]
                         net (fo=4, routed)           0.171     0.218    bd_0_i/hls_inst/inst/icmp_ln104_fu_506_p2
    SLICE_X48Y57         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     0.240 r  bd_0_i/hls_inst/inst/R_we0_INST_0/O
                         net (fo=0)                   0.016     0.256    R_we0
                                                                      r  R_we0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.595ns  (logic 0.234ns (14.673%)  route 1.361ns (85.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.338     1.444    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X45Y89         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     1.602 r  bd_0_i/hls_inst/inst/R_d0[59]_INST_0/O
                         net (fo=0)                   0.023     1.625    R_d0[59]
                                                                      r  R_d0[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.560ns  (logic 0.222ns (14.233%)  route 1.338ns (85.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.338     1.444    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X45Y89         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.590 r  bd_0_i/hls_inst/inst/R_d0[58]_INST_0/O
                         net (fo=0)                   0.000     1.590    R_d0[58]
                                                                      r  R_d0[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.549ns  (logic 0.234ns (15.102%)  route 1.315ns (84.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.280     1.386    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X42Y76         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.544 r  bd_0_i/hls_inst/inst/R_d0[47]_INST_0/O
                         net (fo=0)                   0.035     1.579    R_d0[47]
                                                                      r  R_d0[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.509ns  (logic 0.235ns (15.571%)  route 1.274ns (84.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.240     1.346    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X42Y75         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     1.505 r  bd_0_i/hls_inst/inst/R_d0[45]_INST_0/O
                         net (fo=0)                   0.034     1.539    R_d0[45]
                                                                      r  R_d0[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.501ns  (logic 0.221ns (14.719%)  route 1.280ns (85.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.280     1.386    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X42Y76         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     1.531 r  bd_0_i/hls_inst/inst/R_d0[46]_INST_0/O
                         net (fo=0)                   0.000     1.531    R_d0[46]
                                                                      r  R_d0[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.496ns  (logic 0.186ns (12.431%)  route 1.310ns (87.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.275     1.381    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X42Y75         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     1.491 r  bd_0_i/hls_inst/inst/R_d0[41]_INST_0/O
                         net (fo=0)                   0.035     1.526    R_d0[41]
                                                                      r  R_d0[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.475ns  (logic 0.209ns (14.168%)  route 1.266ns (85.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.245     1.351    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X43Y86         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.484 r  bd_0_i/hls_inst/inst/R_d0[63]_INST_0/O
                         net (fo=0)                   0.021     1.505    R_d0[63]
                                                                      r  R_d0[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.461ns  (logic 0.221ns (15.124%)  route 1.240ns (84.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.240     1.346    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X42Y75         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     1.491 r  bd_0_i/hls_inst/inst/R_d0[44]_INST_0/O
                         net (fo=0)                   0.000     1.491    R_d0[44]
                                                                      r  R_d0[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.209ns (14.342%)  route 1.248ns (85.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.227     1.333    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X45Y89         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.466 r  bd_0_i/hls_inst/inst/R_d0[55]_INST_0/O
                         net (fo=0)                   0.021     1.487    R_d0[55]
                                                                      r  R_d0[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_d0[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.452ns  (logic 0.142ns (9.781%)  route 1.310ns (90.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/Q
                         net (fo=145, routed)         1.275     1.381    bd_0_i/hls_inst/inst/ap_CS_fsm_state43
    SLICE_X44Y85         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     1.447 r  bd_0_i/hls_inst/inst/R_d0[53]_INST_0/O
                         net (fo=0)                   0.035     1.482    R_d0[53]
                                                                      r  R_d0[53] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_reg_832_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sub_reg_832_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/sub_reg_832_reg[11]/Q
                         net (fo=0)                   0.000     0.050    A_d0[11]
                                                                      r  A_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_reg_832_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A_d0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sub_reg_832_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/sub_reg_832_reg[31]/Q
                         net (fo=0)                   0.000     0.050    A_d0[31]
                                                                      r  A_d0[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_reg_832_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y74         FDRE                                         r  bd_0_i/hls_inst/inst/sub_reg_832_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/sub_reg_832_reg[3]/Q
                         net (fo=0)                   0.000     0.050    A_d0[3]
                                                                      r  A_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_reg_832_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sub_reg_832_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/sub_reg_832_reg[6]/Q
                         net (fo=0)                   0.000     0.050    A_d0[6]
                                                                      r  A_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/div_reg_737_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_d0[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y56         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_737_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/div_reg_737_reg[19]/Q
                         net (fo=0)                   0.000     0.050    Q_d0[19]
                                                                      r  Q_d0[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/div_reg_737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y54         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/div_reg_737_reg[5]/Q
                         net (fo=0)                   0.000     0.050    Q_d0[5]
                                                                      r  Q_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/div_reg_737_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y53         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_737_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/div_reg_737_reg[8]/Q
                         net (fo=0)                   0.000     0.050    Q_d0[8]
                                                                      r  Q_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y59         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=22, unset)           0.000     0.050    Q_we0
                                                                      r  Q_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_reg_832_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sub_reg_832_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/sub_reg_832_reg[0]/Q
                         net (fo=0)                   0.000     0.051    A_d0[0]
                                                                      r  A_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_reg_832_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A_d0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sub_reg_832_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/sub_reg_832_reg[18]/Q
                         net (fo=0)                   0.000     0.051    A_d0[18]
                                                                      r  A_d0[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           965 Endpoints
Min Delay           965 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.368ns  (logic 1.962ns (58.260%)  route 1.406ns (41.740%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.338     2.616    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0[1]
    SLICE_X52Y78         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.113     2.729 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.244     2.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X51Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     3.063 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=1, routed)           0.208     3.271    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_2__1_n_4
    SLICE_X52Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.310 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=1, routed)           0.058     3.368    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_1
    SLICE_X52Y77         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X52Y77         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.299ns  (logic 2.019ns (61.207%)  route 1.280ns (38.793%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.338     2.616    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0[1]
    SLICE_X52Y78         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.113     2.729 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.247     2.976    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X53Y75         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     3.066 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[2]_i_2/O
                         net (fo=1, routed)           0.087     3.153    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[2]
    SLICE_X54Y76         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.249 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[2]_i_1/O
                         net (fo=1, routed)           0.050     3.299    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_3
    SLICE_X54Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     0.020    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X54Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.221ns  (logic 1.937ns (60.145%)  route 1.284ns (39.855%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.313     2.591    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/CARRYS_OUT[1]
    SLICE_X51Y78         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.681 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_7/O
                         net (fo=1, routed)           0.195     2.876    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_7_n_4
    SLICE_X52Y77         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.966 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.146     3.112    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[0]
    SLICE_X53Y77         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.149 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=1, routed)           0.072     3.221    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X53Y77         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X53Y77         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 2.044ns (65.784%)  route 1.063ns (34.216%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.203     2.480    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0[1]
    SLICE_X52Y76         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     2.580 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_4/O
                         net (fo=4, routed)           0.189     2.769    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]_0
    SLICE_X52Y80         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     2.870 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[4]_i_2/O
                         net (fo=1, routed)           0.048     2.918    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[4]_i_2_n_4
    SLICE_X52Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.041 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[4]_i_1/O
                         net (fo=1, routed)           0.066     3.107    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.083ns  (logic 2.020ns (65.518%)  route 1.063ns (34.482%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.203     2.480    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0[1]
    SLICE_X52Y76         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     2.580 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_4/O
                         net (fo=4, routed)           0.182     2.762    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]_0
    SLICE_X52Y80         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     2.813 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[5]_i_2/O
                         net (fo=1, routed)           0.062     2.875    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[5]_i_2_n_4
    SLICE_X52Y80         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.024 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[5]_i_1/O
                         net (fo=1, routed)           0.059     3.083    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.870ns (60.884%)  route 1.201ns (39.116%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.338     2.616    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0[1]
    SLICE_X52Y78         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.113     2.729 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.247     2.975    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X50Y75         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.012 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.059     3.071    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_1
    SLICE_X50Y75         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X50Y75         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 1.956ns (63.839%)  route 1.108ns (36.161%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.338     2.616    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0[1]
    SLICE_X52Y78         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.113     2.729 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.153     2.882    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X52Y76         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     3.005 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[6]_i_1/O
                         net (fo=1, routed)           0.059     3.064    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_1
    SLICE_X52Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X52Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.041ns  (logic 2.454ns (80.697%)  route 0.587ns (19.303%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y19        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X5Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X5Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X5Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X5Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X5Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.500     2.868    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X40Y66         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.992 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.049     3.041    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     0.020    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/kernel_gramschmidt_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 2.024ns (66.708%)  route 1.010ns (33.292%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     2.272 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=1, routed)           0.200     2.472    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X53Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_2__0/O
                         net (fo=1, routed)           0.200     2.831    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]
    SLICE_X52Y78         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     2.981 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=1, routed)           0.053     3.034    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/op_int[1]
    SLICE_X52Y78         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X52Y78         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.994ns  (logic 1.792ns (59.844%)  route 1.202ns (40.156%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.368     1.724    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X54Y74         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     1.870 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.135     2.005    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X53Y76         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.057 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     2.073    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X53Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.277 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.263     2.540    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_2[1]
    SLICE_X53Y77         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     2.612 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1/O
                         net (fo=16, routed)          0.383     2.994    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_4
    SLICE_X50Y78         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.021     0.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y78         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U1/kernel_gramschmidt_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[0] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[0]
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[0]/C

Slack:                    inf
  Source:                 A_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[13] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[13]
    SLICE_X40Y64         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y64         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[13]/C

Slack:                    inf
  Source:                 A_q0[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[16] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[16]
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[16]/C

Slack:                    inf
  Source:                 A_q0[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[17] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[17]
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[17]/C

Slack:                    inf
  Source:                 A_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[20] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[20]
    SLICE_X41Y71         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y71         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[20]/C

Slack:                    inf
  Source:                 A_q0[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[23] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[23]
    SLICE_X40Y67         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y67         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[23]/C

Slack:                    inf
  Source:                 A_q0[29]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[29] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[29]
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[29]/C

Slack:                    inf
  Source:                 A_q0[31]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[31] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[31]
    SLICE_X41Y74         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y74         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[31]/C

Slack:                    inf
  Source:                 A_q0[32]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[32] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[32]
    SLICE_X39Y75         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y75         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[32]/C

Slack:                    inf
  Source:                 A_q0[39]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_295_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[39] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/A_q0[39]
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/inst/reg_295_reg[39]/C





