# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" --include "../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_processing_system7_0_0/sim/pynq_processing_system7_0_0.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_AXILiteS_s_axi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_fadd_32ns_32bkb.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_fcmp_32ns_32dEe.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_fmul_32ns_32cud.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_gmem_m_axi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_mac_muladd_1hbi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_mul_mul_16nsfYi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_mul_mul_16nsg8j.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv_sdiv_19s_9nseOg.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/19f2/hdl/verilog/Conv.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_AXILiteS_s_axi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_fadd_32ns_32bkb.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_fcmp_32ns_32eOg.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_fdiv_32ns_32cud.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_gmem_m_axi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_mac_muladd_1hbi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_mul_mul_16s_g8j.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_udiv_16ns_8nfYi.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool_uitofp_32ns_dEe.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/ipshared/aed7/hdl/verilog/Pool.v" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_xbar_0/sim/pynq_xbar_0.v" \
"../../../../pynq.ip_user_files/bd/pynq/sim/pynq.v" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_auto_pc_0/sim/pynq_auto_pc_0.v" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_auto_us_0/sim/pynq_auto_us_0.v" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_auto_pc_1/sim/pynq_auto_pc_1.v" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_auto_us_1/sim/pynq_auto_us_1.v" \
"../../../../pynq.ip_user_files/bd/pynq/ip/pynq_auto_pc_2/sim/pynq_auto_pc_2.v" \
"../../../../pynq.srcs/sources_1/bd/pynq/hdl/pynq_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
