INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh/tysjosh.srcs/sources_1/new/two_bit_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity two_bit_comp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh/tysjosh.srcs/sim_1/new/comparator_testbench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator_testbench2
