{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/gowin_pll400M/gowin_pll400M.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/gowin_pll_200M/gowin_pll_200M.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/gowin_rpll/cmos_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/i2c_master/i2c_config.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/i2c_master/i2c_master_bit_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/i2c_master/i2c_master_byte_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/i2c_master/i2c_master_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/i2c_master/i2c_master_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/i2c_master/timescale.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/lut_ov5640_rgb565_480_272.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/document/GitHub/PE_module/OV5640/OV5640_LCD480_FIFO/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}