"""KiCad PCB MCP Server — PCB manipulation, DRC, and export tools."""

from __future__ import annotations

import hashlib
import json
import math
import os
import re
import sys
import tempfile
from pathlib import Path
from typing import Literal

from mcp.server.mcpserver.exceptions import ToolError
from mcp.types import ToolAnnotations

import mcp_server_kicad._cst as _cst
from mcp_server_kicad._cst import _fill_at, _num, _numish
from mcp_server_kicad._freerouting import (
    check_java as _check_java,
)
from mcp_server_kicad._freerouting import (
    ensure_jar as _ensure_jar,
)
from mcp_server_kicad._freerouting import (
    export_dsn as _export_dsn,
)
from mcp_server_kicad._freerouting import (
    find_pcbnew_python as _find_pcbnew_python,
)
from mcp_server_kicad._freerouting import (
    import_ses as _import_ses,
)
from mcp_server_kicad._freerouting import (
    pcbnew_major as _pcbnew_major,
)
from mcp_server_kicad._freerouting import (
    run_freerouting as _run_freerouting,
)
from mcp_server_kicad._freerouting import (
    wx_app_prelude as _wx_app_prelude,
)
from mcp_server_kicad._netlist_import import (
    grid_slot as _grid_slot,
)
from mcp_server_kicad._netlist_import import (
    new_summary as _new_summary,
)
from mcp_server_kicad._netlist_import import (
    parse_netlist as _parse_netlist,
)
from mcp_server_kicad._netlist_import import (
    resolve_pretty as _resolve_pretty,
)
from mcp_server_kicad._shared import (
    _ADDITIVE,
    _DESTRUCTIVE,
    _EXPORT,
    _READ_ONLY,
    FP_LIB_PATH,
    OUTPUT_DIR,
    PCB_PATH,
    SCH_PATH,
    _atomic_write,
    _chain_edge_polygon,
    _courtyard_bbox_cst,
    _ensure_dir,
    _file_meta,
    _find_on_path,
    _gen_uuid,
    _keepout_dict,
    _kicad_cli_major,
    _kicad_root,
    _linearize_arc,
    _point_in_polygon,
    _read_kicad_bytes,
    _require_kicad_path,
    _resolve_root,
    _run_cli,
    _run_pcbnew,
    _transform_local_to_board,
    _xy,
    build_server,
)
from mcp_server_kicad.models import (
    AutorouteResult,
    BoardValidationResult,
    DanglingTracksResult,
    DrcResult,
    ExportResult,
    FillZonesResult,
    FootprintBoundsResult,
    GerberExportResult,
    GraphicItem,
    KeepoutZoneResult,
    LayerItem,
    Model3dExportResult,
    NetClassResult,
    NetItem,
    PcbExportResult,
    PcbFootprintItem,
    PlacementCheckResult,
    PointSpec,
    PositionExportResult,
    RemoveTracesResult,
    ThermalViasResult,
    TraceSegmentItem,
    TraceWidthResult,
    UpdatePcbResult,
    ZoneItem,
    ZoneResult,
)

mcp = build_server(
    "kicad-pcb",
    instructions=(
        "KiCad PCB manipulation, DRC analysis, and PCB export tools"
        " including Gerber, drill, 3D models, and pick-and-place.\n\n"
        "CRITICAL RULES:\n"
        "- NEVER read, edit, or write .kicad_pcb files directly. All PCB"
        " manipulation MUST go through these MCP tools.\n"
        "- NEVER run kicad-cli commands directly. Use the export and DRC"
        " tools provided by this server.\n"
        "- NEVER grep/search inside .kicad_pcb files. Use list_pcb_footprints,"
        " list_pcb_traces, list_pcb_nets, list_pcb_zones, list_pcb_layers,"
        " and list_pcb_graphic_items to query board contents.\n"
        "- When a tool returns an error, try different parameters or a different"
        " MCP tool. Do NOT fall back to manual file editing.\n\n"
        "QUERY PATTERN: Use per-type list tools (list_pcb_footprints,"
        " list_pcb_traces, list_pcb_nets, list_pcb_zones, list_pcb_layers,"
        " list_pcb_graphic_items).\n\n"
        "EXPORT PATTERN: export_pcb(format, pcb_path) supports formats:"
        " pdf, svg, dxf. Use export_gerbers for manufacturing output."
    ),
)


# ---------------------------------------------------------------------------
# Internal helpers
# ---------------------------------------------------------------------------


# ---------------------------------------------------------------------------
# CST substrate (every board path; see docs/adr-cst-substrate.md)
# ---------------------------------------------------------------------------


# ponytail: unbounded dict, one parsed Doc per board path (roughly 11x file
# size retained); add eviction if a session ever touches many large boards.
# mtime_ns + size misses a same-size rewrite inside one timestamp tick; our
# writers pop their entry before mutating, and pcbnew rewrites move mtime.
_BOARD_CACHE: dict[str, tuple[int, int, _cst.Doc]] = {}


def _open_pcb_cst(pcb_path: str):
    """Parse a board into a CST for the board tools.

    Works on any format KiCad writes. Parsed trees are cached per resolved
    path while mtime and size hold (board parses are seconds at demo-board
    scale); every writer must pop its entry BEFORE mutating and never
    reinsert, so an exception between mutation and write can never leave a
    poisoned tree cached.
    """
    # Same refusal as every other opener; os.stat below would otherwise raise a
    # bare FileNotFoundError straight through to the client.
    _read_kicad_bytes(pcb_path, "board")
    key = str(Path(pcb_path).resolve())
    st = os.stat(key)
    hit = _BOARD_CACHE.get(key)
    if hit is not None and (hit[0], hit[1]) == (st.st_mtime_ns, st.st_size):
        tree = hit[2]
    else:
        tree = _cst.parse(Path(key).read_bytes())
        _BOARD_CACHE[key] = (st.st_mtime_ns, st.st_size, tree)
    root = tree.lists[0] if tree.lists else None
    if root is None or root.head != "kicad_pcb":
        _BOARD_CACHE.pop(key, None)
        raise ToolError(f"{Path(pcb_path).name} is not a KiCad PCB.")
    return tree, root, key


def _fp_prop_cst(fp, key: str) -> str:
    """ "Reference"/"Value" of a CST footprint node: property first, fp_text fallback."""
    for prop in fp.find_all("property"):
        if prop.atoms[1].text == key:
            return prop.atoms[2].text
    for t in fp.find_all("fp_text"):
        if t.atoms[1].text == key.lower():
            return t.atoms[2].text
    return "?"


def _fp_layer(fp) -> str:
    """A footprint node's layer, defaulting to the front copper layer."""
    layer = fp.find("layer")
    return layer.atoms[1].text if layer is not None else "F.Cu"


def _net_table(root) -> list[tuple[int, str]]:
    """(number, name) rows for the board's nets, both dialects.

    KiCad 9 format boards declare (net N "NAME") rows at the root. KiCad 10
    dropped the table and the numbers entirely: nets exist only as name
    references on pads, segments, vias and zones (measured on the K10
    runner, slice 13 probe), so numbers are synthesized from document order
    for the tool surface. The same derivation feeds reads and writers, so
    a number handed out by list_pcb_nets resolves back to its name.
    """
    rows = [c for c in root.find_all("net") if len(c.atoms) > 1]
    if rows:
        return [(int(n.atoms[1].text), n.atoms[2].text if len(n.atoms) > 2 else "") for n in rows]
    names: list[str] = []
    seen: set[str] = set()

    def _add(name: str) -> None:
        if name and not name.lstrip("-").isdigit() and name not in seen:
            seen.add(name)
            names.append(name)

    for item in root.lists:
        if item.head == "footprint":
            for pad in item.find_all("pad"):
                net = pad.find("net")
                if net is not None and len(net.atoms) > 1:
                    _add(net.atoms[1].text)
        elif item.head in ("segment", "arc", "via", "zone"):
            net = item.find("net_name") or item.find("net")
            if net is not None and len(net.atoms) > 1:
                _add(net.atoms[1].text)
    return [(i + 1, n) for i, n in enumerate(names)]


def _item_net_number(net_node, name_to_num: dict[str, int]) -> int:
    """Net number from a segment/via (net ...) child, either dialect."""
    if net_node is None or len(net_node.atoms) < 2:
        return 0
    t = net_node.atoms[1].text
    if t.lstrip("-").isdigit():
        return int(t)
    return name_to_num.get(t, 0)


def _net_name_of(root, node) -> str:
    """The net name a (net ...) child refers to, in either dialect.

    KiCad 9 writes (net N "NAME") on pads and (net N) on tracks, so the number
    has to be looked up in the root table; KiCad 10 writes (net "NAME") and has
    no table at all. Both answer the same question and callers only ever want
    the name.
    """
    net = node.find("net")
    if net is None or len(net.atoms) < 2:
        return ""
    first = net.atoms[1].text
    if not first.lstrip("-").isdigit():
        return first
    if len(net.atoms) > 2:
        return net.atoms[2].text
    for num, name in _net_table(root):
        if num == int(first):
            return name
    return ""


# Token head to kiutils class name, so list_pcb_graphic_items output matches
# the kiutils-era `type(item).__name__` fallback byte for byte.
_GRAPHIC_CLASS = {
    "gr_rect": "GrRect",
    "gr_circle": "GrCircle",
    "gr_arc": "GrArc",
    "gr_poly": "GrPoly",
    "gr_curve": "GrCurve",
    "gr_text_box": "GrTextBox",
    "image": "Image",
}

# Native-shape trace templates for the CST write path; values filled per call
# via set_text. Always (uuid ...): KiCad 9 aliases tstamp/uuid on read, and
# kiutils' next save is healed by _fix_empty_tstamps.
_SEGMENT_TPL = _cst.parse(
    b"(segment\n\t\t(start 0 0)\n\t\t(end 0 0)\n\t\t(width 0.25)"
    b'\n\t\t(layer "F.Cu")\n\t\t(net 0)\n\t\t(uuid "x")\n\t)'
).lists[0]

_VIA_TPL = _cst.parse(
    b"(via\n\t\t(at 0 0)\n\t\t(size 0.6)\n\t\t(drill 0.3)"
    b'\n\t\t(layers "F.Cu" "B.Cu")\n\t\t(net 0)\n\t\t(uuid "x")\n\t)'
).lists[0]


# Highest board format that carries a net table, so the highest one whose net
# references may be numeric. Above it KiCad derives nets from usage and rebinds
# a number by load order, silently landing it on the wrong net (ADR-2
# guardrail 5, measured in the slice-13 probe).
_NUMERIC_NET_VERSION_MAX = 20241229


def _board_version(root) -> int:
    v = root.find("version")
    return int(v.atoms[1].text) if v is not None else 0


def _splice_pcb_node(root, node) -> None:
    """Insert *node* after the last trace item, else before the board tail."""
    _splice_after(root, node, ("segment", "arc", "via"), ("zone", "group", "embedded_fonts"))


def _set_item_net(node, root, net: int) -> None:
    """Fill the (net ...) child per ADR-2 guardrail 5: numeric for KiCad 9
    format boards, name-based (quoted) for newer, never the wrong dialect."""
    net_node = node.find("net")
    if _board_version(root) <= _NUMERIC_NET_VERSION_MAX:
        net_node.atoms[1].set_text(str(net))
        return
    for num, name in _net_table(root):
        if num == net:
            named = _cst.parse(b'(net "x")').lists[0]
            named.atoms[1].set_text(name)
            named.sep = net_node.sep
            node.children[node.children.index(net_node)] = named
            return
    raise ToolError(
        f"Net {net} not found in this KiCad 10 format board. Numeric net "
        "references are silently rebound by load order there, so the tool "
        "refuses rather than emit one (ADR-2 guardrail 5)."
    )


def _find_fp_cst(root, reference):
    """The footprint node with *reference*, or raise ToolError."""
    for fp in root.find_all("footprint"):
        if _fp_prop_cst(fp, "Reference") == reference:
            return fp
    raise ToolError(
        f"Footprint {reference!r} not found. Use list_pcb_footprints to see what is on the board."
    )


def _pad_net_name(net_node, default: str) -> str:
    """Display name from a pad's (net ...) child, either dialect."""
    if net_node is None or len(net_node.atoms) < 2:
        return default
    if len(net_node.atoms) > 2:
        return net_node.atoms[2].text
    t = net_node.atoms[1].text
    return t if not t.lstrip("-").isdigit() else default


def _edge_polygon_cst(root) -> list[tuple[float, float]] | None:
    """CST twin of _board_edge_polygon: Edge.Cuts lines/arcs chained closed."""
    segments: list[tuple[tuple[float, float], tuple[float, float]]] = []
    for item in root.lists:
        layer = item.find("layer")
        if layer is None or layer.atoms[1].text != "Edge.Cuts":
            continue
        if item.head == "gr_line":
            start, end = item.find("start"), item.find("end")
            s = (round(float(start.atoms[1].text), 3), round(float(start.atoms[2].text), 3))
            e = (round(float(end.atoms[1].text), 3), round(float(end.atoms[2].text), 3))
            if s != e:
                segments.append((s, e))
        elif item.head == "gr_arc":
            start, mid, end = item.find("start"), item.find("mid"), item.find("end")
            arc_pts = _linearize_arc(
                float(start.atoms[1].text),
                float(start.atoms[2].text),
                float(mid.atoms[1].text),
                float(mid.atoms[2].text),
                float(end.atoms[1].text),
                float(end.atoms[2].text),
            )
            for k in range(len(arc_pts) - 1):
                s = (round(arc_pts[k][0], 3), round(arc_pts[k][1], 3))
                e = (round(arc_pts[k + 1][0], 3), round(arc_pts[k + 1][1], 3))
                if s != e:
                    segments.append((s, e))
    return _chain_edge_polygon(segments)


def _zone_forbids_footprints(zone, x: float, y: float, layer: str, pts) -> bool:
    ko = zone.find("keepout")
    if ko is None:
        return False
    rule = ko.find("footprints")
    if rule is None or rule.atoms[1].text != "not_allowed":
        return False
    layers_node = zone.find("layers") or zone.find("layer")
    if layers_node is None or layer not in [a.text for a in layers_node.atoms[1:]]:
        return False
    return bool(pts) and _point_in_polygon(x, y, pts)


def _zone_pts(zone):
    poly = zone.find("polygon")
    if poly is None:
        return []
    return [(round(x, 3), round(y, 3)) for x, y in map(_xy, poly.find("pts").find_all("xy"))]


def _keepout_violations_cst(root, x: float, y: float, layer: str) -> list[dict]:
    """CST twin of _check_footprint_keepout_violations.

    Board-level zones first, then footprint-embedded ones with their
    polygons transformed into board coordinates.
    """
    candidates = [("board", z, _zone_pts(z)) for z in root.find_all("zone")]
    for fp in root.find_all("footprint"):
        at = fp.find("at")
        if at is None:
            continue
        fx, fy = _xy(at)
        angle = float(at.atoms[3].text) if len(at.atoms) > 3 else 0
        source = f"footprint:{_fp_prop_cst(fp, 'Reference')}"
        for zone in fp.find_all("zone"):
            pts = []
            for px, py in _zone_pts(zone):
                bx, by = _transform_local_to_board(fx, fy, angle, px, py)
                pts.append((round(bx, 3), round(by, 3)))
            candidates.append((source, zone, pts))

    violations: list[dict] = []
    for source, zone, pts in candidates:
        if not _zone_forbids_footprints(zone, x, y, layer, pts):
            continue
        layers_node = zone.find("layers") or zone.find("layer")
        violations.append(
            {
                "source": source,
                "layers": [a.text for a in layers_node.atoms[1:]],
                "restrictions": _keepout_dict(zone.find("keepout")),
            }
        )
    return violations


_FOOTPRINT_TPL = _cst.parse(
    b'(footprint ""\n\t\t(layer "F.Cu")\n\t\t(uuid "x")\n\t\t(at 0 0 0)'
    b'\n\t\t(property "Reference" "R"\n\t\t\t(at 0 -2 0)\n\t\t\t(layer "F.SilkS")\n\t\t\t(uuid "x")'
    b"\n\t\t\t(effects\n\t\t\t\t(font\n\t\t\t\t\t(size 1.27 1.27)\n\t\t\t\t)\n\t\t\t)\n\t\t)"
    b'\n\t\t(property "Value" "V"\n\t\t\t(at 0 2 0)\n\t\t\t(layer "F.Fab")\n\t\t\t(uuid "x")'
    b"\n\t\t\t(effects\n\t\t\t\t(font\n\t\t\t\t\t(size 1.27 1.27)\n\t\t\t\t)\n\t\t\t)\n\t\t)\n\t)"
).lists[0]

# Board children that sort after footprints in native files.
_PCB_TAIL_HEADS = (
    "gr_line",
    "gr_text",
    "gr_rect",
    "gr_circle",
    "gr_arc",
    "gr_poly",
    "gr_curve",
    "gr_text_box",
    "image",
    "segment",
    "arc",
    "via",
    "zone",
    "group",
    "embedded_fonts",
)


_GRAPHIC_HEADS = ("gr_line", "gr_text") + tuple(_GRAPHIC_CLASS)
_TRACE_AND_TAIL_HEADS = ("segment", "arc", "via", "zone", "group", "embedded_fonts")


#: An empty board, harvested from pcbnew.NewBoard rather than written by hand,
#: because update_pcb_from_schematic's documented first use creates the board and
#: nothing in this package could make one. Stamped at the KiCad 9 format it was
#: harvested at, the same rule project.py's _EMPTY_SCH_TPL follows; editing an
#: existing board through the CST never touches its stamp, so a KiCad 10 project
#: stays KiCad 10.
_EMPTY_PCB_TPL = (
    b"(kicad_pcb\r\n"
    b"\t(version 20241229)\r\n"
    b'\t(generator "pcbnew")\r\n'
    b'\t(generator_version "9.0")\r\n'
    b"\t(general\r\n"
    b"\t\t(thickness 1.6)\r\n"
    b"\t\t(legacy_teardrops no)\r\n"
    b"\t)\r\n"
    b'\t(paper "A4")\r\n'
    b"\t(layers\r\n"
    b'\t\t(0 "F.Cu" signal)\r\n'
    b'\t\t(2 "B.Cu" signal)\r\n'
    b'\t\t(9 "F.Adhes" user "F.Adhesive")\r\n'
    b'\t\t(11 "B.Adhes" user "B.Adhesive")\r\n'
    b'\t\t(13 "F.Paste" user)\r\n'
    b'\t\t(15 "B.Paste" user)\r\n'
    b'\t\t(5 "F.SilkS" user "F.Silkscreen")\r\n'
    b'\t\t(7 "B.SilkS" user "B.Silkscreen")\r\n'
    b'\t\t(1 "F.Mask" user)\r\n'
    b'\t\t(3 "B.Mask" user)\r\n'
    b'\t\t(17 "Dwgs.User" user "User.Drawings")\r\n'
    b'\t\t(19 "Cmts.User" user "User.Comments")\r\n'
    b'\t\t(21 "Eco1.User" user "User.Eco1")\r\n'
    b'\t\t(23 "Eco2.User" user "User.Eco2")\r\n'
    b'\t\t(25 "Edge.Cuts" user)\r\n'
    b'\t\t(27 "Margin" user)\r\n'
    b'\t\t(31 "F.CrtYd" user "F.Courtyard")\r\n'
    b'\t\t(29 "B.CrtYd" user "B.Courtyard")\r\n'
    b'\t\t(35 "F.Fab" user)\r\n'
    b'\t\t(33 "B.Fab" user)\r\n'
    b'\t\t(39 "User.1" user)\r\n'
    b'\t\t(41 "User.2" user)\r\n'
    b'\t\t(43 "User.3" user)\r\n'
    b'\t\t(45 "User.4" user)\r\n'
    b"\t)\r\n"
    b"\t(setup\r\n"
    b"\t\t(pad_to_mask_clearance 0)\r\n"
    b"\t\t(allow_soldermask_bridges_in_footprints no)\r\n"
    b"\t\t(tenting front back)\r\n"
    b"\t\t(pcbplotparams\r\n"
    b"\t\t\t(layerselection 0x00000000_00000000_55555555_5755f5ff)\r\n"
    b"\t\t\t(plot_on_all_layers_selection 0x00000000_00000000_00000000_00000000)\r\n"
    b"\t\t\t(disableapertmacros no)\r\n"
    b"\t\t\t(usegerberextensions no)\r\n"
    b"\t\t\t(usegerberattributes yes)\r\n"
    b"\t\t\t(usegerberadvancedattributes yes)\r\n"
    b"\t\t\t(creategerberjobfile yes)\r\n"
    b"\t\t\t(dashed_line_dash_ratio 12.000000)\r\n"
    b"\t\t\t(dashed_line_gap_ratio 3.000000)\r\n"
    b"\t\t\t(svgprecision 4)\r\n"
    b"\t\t\t(plotframeref no)\r\n"
    b"\t\t\t(mode 1)\r\n"
    b"\t\t\t(useauxorigin no)\r\n"
    b"\t\t\t(hpglpennumber 1)\r\n"
    b"\t\t\t(hpglpenspeed 20)\r\n"
    b"\t\t\t(hpglpendiameter 15.000000)\r\n"
    b"\t\t\t(pdf_front_fp_property_popups yes)\r\n"
    b"\t\t\t(pdf_back_fp_property_popups yes)\r\n"
    b"\t\t\t(pdf_metadata yes)\r\n"
    b"\t\t\t(pdf_single_document no)\r\n"
    b"\t\t\t(dxfpolygonmode yes)\r\n"
    b"\t\t\t(dxfimperialunits yes)\r\n"
    b"\t\t\t(dxfusepcbnewfont yes)\r\n"
    b"\t\t\t(psnegative no)\r\n"
    b"\t\t\t(psa4output no)\r\n"
    b"\t\t\t(plot_black_and_white yes)\r\n"
    b"\t\t\t(sketchpadsonfab no)\r\n"
    b"\t\t\t(plotpadnumbers no)\r\n"
    b"\t\t\t(hidednponfab no)\r\n"
    b"\t\t\t(sketchdnponfab yes)\r\n"
    b"\t\t\t(crossoutdnponfab yes)\r\n"
    b"\t\t\t(subtractmaskfromsilk no)\r\n"
    b"\t\t\t(outputformat 1)\r\n"
    b"\t\t\t(mirror no)\r\n"
    b"\t\t\t(drillshape 1)\r\n"
    b"\t\t\t(scaleselection 1)\r\n"
    b'\t\t\t(outputdirectory "")\r\n'
    b"\t\t)\r\n"
    b"\t)\r\n"
    b'\t(net 0 "")\r\n'
    b"\t(embedded_fonts no)\r\n"
    b")\r\n"
)


#: Children a library .kicad_mod carries that a placed board footprint never
#: does. KiCad stamps the library file with the format it was written at and the
#: tool that wrote it; a board carries one stamp for the whole document, so
#: copying these in would put a second, stale one inside a footprint.
_LIB_ONLY_FOOTPRINT_HEADS = ("version", "generator", "generator_version")


def _regen_uuids(node) -> None:
    """Give every (uuid ...) in the subtree a fresh value, in place.

    Library footprints already carry uuids, on the root's properties and on
    every pad, so a straight copy is not merely untidy: placing the same
    footprint twice would put the same uuid on two different objects, and a uuid
    is what KiCad matches a board object back to its schematic symbol by.
    """
    for child in node.lists:
        if child.head == "uuid" and len(child.atoms) > 1:
            child.atoms[1].set_text(_gen_uuid())
        else:
            _regen_uuids(child)


#: How deep a (type "Table") row may nest. KiCad 10's global fp-lib-table is a
#: single such row pointing at the stock template table, so one level is what
#: ships; three leaves room for a user who chains their own.
_LIB_TABLE_DEPTH = 3

#: The install subtree each KiCad path variable names, for an install found
#: through the resolved kicad-cli when the environment does not define it.
_KICAD_VAR_DIRS = {
    "FOOTPRINT": "footprints",
    "TEMPLATE": "template",
    "SYMBOL": "symbols",
    "3DMODEL": "3dmodels",
}


def _kicad_var(name: str, project_dir: Path | None) -> str | None:
    """A KiCad path variable's value, or None when nothing defines it.

    KIPRJMOD is the project directory. Anything else comes from the environment
    first, which is where KiCad itself and a Guix or Nix profile set them, and
    otherwise from the install the resolved kicad-cli belongs to for the
    versioned KICAD<N>_FOOTPRINT_DIR family and the KiCad 5 spelling KISYSMOD.
    """
    if name == "KIPRJMOD":
        return str(project_dir) if project_dir is not None else None
    env = os.environ.get(name)
    if env:
        return env
    matched = re.fullmatch(r"KICAD\d*_(FOOTPRINT|TEMPLATE|SYMBOL|3DMODEL)_DIR", name)
    kind = matched.group(1) if matched else ("FOOTPRINT" if name == "KISYSMOD" else None)
    root = _kicad_root()
    if kind is None or root is None:
        return None
    for sub in ("share/kicad", "SharedSupport"):
        cand = root / sub / _KICAD_VAR_DIRS[kind]
        if cand.is_dir():
            return str(cand)
    return None


def _expand_lib_uri(uri: str, project_dir: Path | None) -> str | None:
    """*uri* with every ${VAR} expanded, or None when one of them is undefined."""

    def expand(match: re.Match) -> str:
        value = _kicad_var(match.group(1), project_dir)
        if value is None:
            raise KeyError(match.group(1))
        return value

    try:
        return re.sub(r"\$\{([^}]+)\}", expand, uri)
    except KeyError:
        return None


def _read_fp_lib_table(path: Path, project_dir: Path | None, depth: int = _LIB_TABLE_DEPTH) -> dict:
    """nickname -> .pretty directory for the rows of one fp-lib-table.

    Only rows this package can serve are returned: type KiCad with a directory
    that exists, after ${VAR} expansion. Disabled rows, rows of the plugin types
    KiCad reads through code this package has no counterpart for (Eagle,
    Altium, GitHub), rows naming an undefined variable and rows whose directory
    is missing are left out, so a nickname absent here falls through to the
    directory search the caller does next and the refusal names what was
    tried. A (type "Table") row is followed into the table it names, which is
    how KiCad 10's global table reaches the stock libraries. An unreadable or
    malformed table answers empty rather than failing the tool, because the
    table is a hint about where libraries are and not the operation itself.
    """
    try:
        tree = _cst.parse(path.read_bytes())
    except (OSError, SyntaxError):
        return {}
    if not tree.lists or tree.lists[0].head != "fp_lib_table":
        return {}
    table: dict = {}
    for row in tree.lists[0].find_all("lib"):
        name, kind, uri = row.find("name"), row.find("type"), row.find("uri")
        if name is None or uri is None or len(name.atoms) < 2 or len(uri.atoms) < 2:
            continue
        if row.find("disabled") is not None:
            continue
        plugin = kind.atoms[1].text.lower() if kind is not None and len(kind.atoms) > 1 else "kicad"
        target = _expand_lib_uri(uri.atoms[1].text, project_dir)
        if target is None:
            continue
        if plugin == "table":
            if depth > 0 and Path(target).is_file():
                nested = _read_fp_lib_table(Path(target), project_dir, depth - 1)
                for nick, pretty in nested.items():
                    table.setdefault(nick, pretty)
        elif plugin == "kicad" and Path(target).is_dir():
            table.setdefault(name.atoms[1].text, str(Path(target)))
    return table


def _global_fp_lib_table() -> Path | None:
    """The user's global fp-lib-table for the running KiCad, or None.

    KiCad keeps it under its versioned settings directory: KICAD_CONFIG_HOME
    when set, else ~/.config/kicad (XDG_CONFIG_HOME honoured) on Linux,
    ~/Library/Preferences/kicad on macOS and %APPDATA%/kicad on Windows, each
    with a <major>.<minor> subdirectory. The minor is taken as 0 (a nightly's
    <major>.99 is also tried) and the unversioned directory last, for a
    KICAD_CONFIG_HOME laid out without one. No kicad-cli means no opinion.
    """
    major = _kicad_cli_major()
    if major is None:
        return None
    configured = os.environ.get("KICAD_CONFIG_HOME")
    if configured:
        base = Path(configured)
    elif sys.platform == "win32":
        appdata = os.environ.get("APPDATA")
        if not appdata:
            return None
        base = Path(appdata) / "kicad"
    elif sys.platform == "darwin":
        base = Path.home() / "Library/Preferences/kicad"
    else:
        base = Path(os.environ.get("XDG_CONFIG_HOME") or Path.home() / ".config") / "kicad"
    for folder in (base / f"{major}.0", *sorted(base.glob(f"{major}.*")), base):
        table = folder / "fp-lib-table"
        if table.is_file():
            return table
    return None


def _project_dir(pcb_path: str, schematic_path: str = "", project_path: str = "") -> Path | None:
    """Where ${KIPRJMOD} points: the .kicad_pro's directory when one is named,
    else the first of the board's and the schematic's directories that holds a
    project or an fp-lib-table, else the board's own directory."""
    if project_path:
        return Path(project_path).resolve().parent
    dirs = [Path(p).resolve().parent for p in (pcb_path, schematic_path) if p]
    for d in dirs:
        if (d / "fp-lib-table").is_file() or any(d.glob("*.kicad_pro")):
            return d
    return dirs[0] if dirs else None


def _fp_lib_tables(project_dir: Path | None) -> tuple[dict, dict]:
    """(project table, global table) as nickname -> .pretty maps.

    The pair is kept apart because the two sit at different points of the
    search: a project's own table is what KiCad itself would use for that
    nickname and comes first; the global table comes after the libraries beside
    the board and KICAD_FP_LIB, which this package has always let shadow a
    nickname, and before the stock libraries most of its rows point at anyway.
    """
    project: dict = {}
    if project_dir is not None and (project_dir / "fp-lib-table").is_file():
        project = _read_fp_lib_table(project_dir / "fp-lib-table", project_dir)
    global_path = _global_fp_lib_table()
    global_table = _read_fp_lib_table(global_path, project_dir) if global_path else {}
    return project, global_table


def _resolve_pretty_dir(library: str, pcb_path: str = "") -> str:
    """A .pretty directory from a nickname or a path.

    Searched in the order the netlist import searches, so a footprint placed by
    hand and the same footprint placed from a schematic resolve to the same
    file: the project's own fp-lib-table beside the board, the project's .pretty
    dirs beside the board, the configured KICAD_FP_LIB, the user's global
    fp-lib-table, then KiCad's stock footprints.
    """
    direct = Path(library)
    if direct.is_dir():
        return str(direct)
    project_table, global_table = _fp_lib_tables(_project_dir(pcb_path) if pcb_path else None)
    if library in project_table:
        return project_table[library]
    candidates: list[Path] = []
    if pcb_path:
        candidates.append(Path(pcb_path).resolve().parent)
    if FP_LIB_PATH:
        # KICAD_FP_LIB may name a .pretty itself or a directory holding several.
        fp_lib = Path(FP_LIB_PATH)
        candidates += [fp_lib.parent, fp_lib] if fp_lib.suffix == ".pretty" else [fp_lib]
    for base in candidates:
        cand = base / f"{library}.pretty"
        if cand.is_dir():
            return str(cand)
    if library in global_table:
        return global_table[library]
    root = _kicad_root()
    stock = [root / "share/kicad/footprints", root / "SharedSupport/footprints"] if root else []
    for base in stock:
        cand = base / f"{library}.pretty"
        if cand.is_dir():
            return str(cand)
    candidates += stock
    searched = (
        ", ".join(str(c) for c in candidates) or "nowhere: no board and no libraries configured"
    )
    tables = len(project_table) + len(global_table)
    raise ToolError(
        f"Footprint library {library!r} not found. Looked for {library}.pretty in: {searched};"
        f" {tables} fp-lib-table row(s) name other libraries."
        " Pass a path to a .pretty directory instead of a nickname if it lives elsewhere."
    )


#: A footprint field as KiCad's own Update PCB from Schematic adds one, measured
#: on a board it wrote: hidden, on the fabrication layer of the footprint's
#: side, at the footprint's origin, kept upright (unlocked) at a 1 mm/0.15 mm
#: text style, with an angle that cancels the footprint's own rotation so the
#: text reads at 0 degrees in board space.
_FP_FIELD_TPL = _cst.parse(
    b'(property "N" "V"\n\t\t\t(at 0 0 0)\n\t\t\t(unlocked yes)\n\t\t\t(layer "F.Fab")'
    b'\n\t\t\t(hide yes)\n\t\t\t(uuid "x")\n\t\t\t(effects\n\t\t\t\t(font'
    b"\n\t\t\t\t\t(size 1 1)\n\t\t\t\t\t(thickness 0.15)\n\t\t\t\t)\n\t\t\t)\n\t\t)"
).lists[0]

#: KiCad's own order for the (attr ...) tokens, so a footprint flagged here reads
#: exactly as one KiCad flagged (the writer in pcb_io_kicad_sexpr.cpp). A token
#: this list does not know keeps its place after the known ones.
_ATTR_ORDER = (
    "smd",
    "through_hole",
    "board_only",
    "exclude_from_pos_files",
    "exclude_from_bom",
    "allow_missing_courtyard",
    "dnp",
    "allow_soldermask_bridges",
)

#: The attributes the schematic owns. KiCad's update sets both from the symbol
#: every time, so clearing a box in the schematic clears the flag on the board;
#: every other token (the mounting type, position-file and courtyard choices) is
#: the board's own and is left exactly as found.
_SYMBOL_OWNED_ATTRS = ("exclude_from_bom", "dnp")


def _fp_rotation(fp) -> float:
    at = fp.find("at")
    return float(at.atoms[3].text) if at is not None and len(at.atoms) > 3 else 0.0


def _fp_property_node(fp, key: str):
    for prop in fp.find_all("property"):
        if len(prop.atoms) > 2 and prop.atoms[1].text == key:
            return prop
    return None


def _sync_fp_fields(fp, fields: dict) -> bool:
    """Every symbol field onto the footprint; True when any text moved.

    A field the footprint already carries (Datasheet and Description come with
    the library footprint, and a user field from an earlier import) is updated
    in place, keeping its position, layer and style. A new one is appended
    after the last property in the template KiCad uses. Nothing is removed: a
    field that left the symbol stays on the footprint, which is also what a
    footprint keeps of its own library fields (measured: KiLib_Generator
    survives KiCad's own update), and removing text the user may have placed
    is not something an import should do unasked.
    """
    changed = False
    for name, value in fields.items():
        prop = _fp_property_node(fp, name)
        if prop is not None:
            if prop.atoms[2].text != value:
                prop.atoms[2].set_text(value)
                changed = True
            continue
        node = _FP_FIELD_TPL.copy()
        node.atoms[1].set_text(name)
        node.atoms[2].set_text(value)
        node.find("uuid").atoms[1].set_text(_gen_uuid())
        if _fp_layer(fp).startswith("B."):
            node.find("layer").atoms[1].set_text("B.Fab")
        cancel = (-_fp_rotation(fp)) % 360
        if cancel:
            node.find("at").atoms[3].set_text(_num(cancel))
        props = fp.find_all("property")
        fp.insert_after(props[-1] if props else fp.find("at"), node)
        changed = True
    return changed


def _set_fp_sheet(fp, head: str, value: str) -> bool:
    """(sheetname ...) or (sheetfile ...), set or inserted after (path ...)."""
    if not value:
        return False
    existing = fp.find(head)
    if existing is not None:
        if existing.atoms[1].text == value:
            return False
        existing.atoms[1].set_text(value)
        return True
    node = _cst.parse(f'({head} "x")'.encode()).lists[0]
    node.atoms[1].set_text(value)
    anchor = (fp.find("sheetname") if head == "sheetfile" else None) or fp.find("path")
    fp.insert_after(anchor or fp.find("at"), node)
    return True


def _sync_fp_attributes(fp, dnp: bool, exclude_from_bom: bool) -> bool:
    """The symbol-owned (attr ...) tokens follow the symbol; True when they moved."""
    attr = fp.find("attr")
    tokens = [a.text for a in attr.atoms[1:]] if attr is not None else []
    wanted = [tok for tok in tokens if tok not in _SYMBOL_OWNED_ATTRS]
    if exclude_from_bom:
        wanted.append("exclude_from_bom")
    if dnp:
        wanted.append("dnp")
    ordered = [tok for tok in _ATTR_ORDER if tok in wanted]
    ordered += [tok for tok in wanted if tok not in _ATTR_ORDER]
    if ordered == tokens:
        return False
    if attr is not None and not ordered:
        fp.remove_child(attr)
        return True
    node = _cst.parse(("(attr " + " ".join(ordered) + ")").encode()).lists[0]
    if attr is not None:
        node.sep = attr.sep
        fp.children[fp.children.index(attr)] = node
        return True
    anchor = fp.find("sheetfile") or fp.find("sheetname") or fp.find("path") or fp.find("at")
    fp.insert_after(anchor, node)
    return True


def _sync_fp_from_component(fp, comp: dict) -> bool:
    """Fields, sheet linkage and the symbol-owned attributes of one netlist
    component onto its footprint. Reference, Value, the library id and the
    path are the caller's; this is everything else KiCad's own update copies.
    True when anything changed."""
    changed = _sync_fp_fields(fp, comp.get("fields", {}))
    changed = _set_fp_sheet(fp, "sheetname", comp.get("sheetname", "")) or changed
    changed = _set_fp_sheet(fp, "sheetfile", comp.get("sheetfile", "")) or changed
    flags = (comp.get("dnp", False), comp.get("exclude_from_bom", False))
    return _sync_fp_attributes(fp, *flags) or changed


def _copy_lib_footprint_cst(lib_path: str, name: str, fpid: str):
    """A board-ready footprint node copied out of a .kicad_mod, or None.

    The footprint twin of schematic._copy_lib_symbol_from_file_cst, and the
    reason it did not exist before is that a board footprint is not the library
    node with a different name on it. Both sides were measured rather than
    reasoned about, against KiCad's own multichannel_mixer-unrouted, whose
    Potentiometer_Alps_RK09K_Single_Vertical is directly comparable with the
    stock library file (17 fp_line, 5 pad and 1 fp_circle on both sides, so the
    geometry is identical and every remaining difference is the transform):

    - the name atom goes from "NAME" to "LIB:NAME"
    - version, generator and generator_version are dropped
    - (uuid ...) and (at ...) are added after (layer ...), in that order
    - every uuid already in the file is regenerated

    Two further differences are the caller's, not this function's: a placed
    footprint gains path/sheetname/sheetfile and the Footprint/ki_fp_filters
    properties when it came from a schematic, and its pads gain
    (net ...)/(pinfunction ...)/(pintype ...) when they are bound to a net.
    A footprint placed directly has none of those, which is exactly what KiCad
    writes for one placed by hand.
    """
    path = Path(lib_path) / f"{name}.kicad_mod"
    if not path.is_file():
        return None
    node = _cst.parse(_read_kicad_bytes(str(path), "footprint")).lists[0]
    if node.head != "footprint":
        raise ToolError(f"{path.name} is not a KiCad footprint.")
    node = node.copy()
    node.atoms[1].set_text(fpid)
    for head in _LIB_ONLY_FOOTPRINT_HEADS:
        for stale in node.find_all(head):
            node.remove_child(stale)
    _regen_uuids(node)
    layer = node.find("layer")
    if layer is None:
        raise ToolError(f"{path.name} declares no layer.")
    # uuid then at, matching the order KiCad writes. The uuid is filled here
    # rather than by the caller: the template ships the literal "x", every
    # footprint placed would carry the same one, and nothing complains. kicad-cli
    # loaded a board with two identical placeholder uuids at rc 0.
    node.insert_after(layer, _cst.parse(b'(uuid "x")').lists[0])
    root_uuid = node.find("uuid")
    root_uuid.atoms[1].set_text(_gen_uuid())
    node.insert_after(root_uuid, _cst.parse(b"(at 0 0)").lists[0])
    return node


def _place_pads_at_rotation(node, rotation: float) -> None:
    """Carry the footprint's rotation onto each pad's own (at ...).

    Measured on the same pair: the library pad reads (at 0 0) and the same pad
    on a footprint placed at 90 degrees reads (at 0 0 90). The pad keeps its
    local position and takes the footprint's angle, so a rotated footprint whose
    pads were copied verbatim would have correctly drawn copper sitting at the
    wrong orientation.

    An unrotated footprint is left alone rather than given an explicit 0,
    because that is what the library files themselves carry and what KiCad
    writes back.
    """
    if not rotation % 360:
        return
    for pad in node.find_all("pad"):
        at = pad.find("at")
        if at is None:
            continue
        _fill_at(pad, float(at.atoms[1].text), float(at.atoms[2].text), rotation % 360)


def _splice_after(root, node, heads, tail_heads) -> None:
    """Insert after the last *heads* child, else before the first *tail_heads*."""
    anchors = [c for c in root.lists if c.head in heads]
    if anchors:
        root.insert_after(anchors[-1], node)
        return
    tail = next((c for c in root.lists if c.head in tail_heads), None)
    if tail is not None:
        root.insert_before(tail, node)
    else:
        root.append_child(node, b"\n\t")


def _resolve_net_cst(root, net_name: str) -> int:
    """Net number for *net_name*, or ToolError listing the available names."""
    for num, name in _net_table(root):
        if name == net_name:
            return num
    available = [name for _, name in _net_table(root) if name]
    raise ToolError(f"Net {net_name!r} not found. Available nets: {available}")


def _board_layers(root) -> list[str]:
    """Canonical layer names from the board's own stackup table.

    A row is ``(31 "B.Cu" signal)``, optionally with a fourth atom holding a
    user-facing alias: ``(36 "B.SilkS" user "B.Silkscreen")``. Only ``atoms[1]``
    is the name items reference in their own ``(layer ...)``, so the alias is
    deliberately not returned.
    """
    layers = root.find("layers")
    return [layer.atoms[1].text for layer in (layers.lists if layers is not None else ())]


def _resolve_layer_cst(root, layer: str, *, copper_only: bool = False) -> str:
    """*layer* as-is, or ToolError listing what the board actually defines.

    An enum cannot express this: the legal set is per-board and users rename
    layers, so the truth is the table inside the file being edited. Same shape
    as _resolve_net_cst, and for the same reason.

    Unvalidated, a typo reached the disk verbatim. Measured 2026-08-12:
    add_trace(layer="banana") wrote (layer banana) and kicad-cli then refused
    the board entirely with "Failed to load board".

    copper_only tests the ``.Cu`` suffix rather than the row's type atom,
    because KiCad writes ``power``, ``mixed`` and ``jumper`` for inner copper
    and a type test would reject a legal power plane.
    """
    available = _board_layers(root)
    if layer not in available:
        raise ToolError(
            f"Layer {layer!r} is not defined on this board. Available layers: {available}"
        )
    if copper_only and not layer.endswith(".Cu"):
        copper = [name for name in available if name.endswith(".Cu")]
        raise ToolError(f"Layer {layer!r} is not a copper layer. Copper layers: {copper}")
    return layer


def _filter_segments_cst(root, net_name, layer, x_min, y_min, x_max, y_max) -> list:
    """CST twin of the retired _filter_segments: segment nodes matching filters."""
    if all(v is None for v in (net_name, layer, x_min, y_min, x_max, y_max)):
        raise ToolError("at least one filter is required")
    net_num = None
    name_to_num = {name: num for num, name in _net_table(root)}
    if net_name is not None:
        net_num = _resolve_net_cst(root, net_name)
    # Symmetric with the net check above. Unvalidated, a typo'd layer matched
    # nothing and came back as "removed 0", which reads as "there was nothing
    # there" rather than "you misspelled it".
    if layer is not None:
        _resolve_layer_cst(root, layer)
    result = []
    for item in root.lists:
        if item.head != "segment":
            continue
        if net_num is not None and _item_net_number(item.find("net"), name_to_num) != net_num:
            continue
        if layer is not None and item.find("layer").atoms[1].text != layer:
            continue
        if x_min is not None or y_min is not None or x_max is not None or y_max is not None:
            start, end = item.find("start"), item.find("end")
            sx, sy = float(start.atoms[1].text), float(start.atoms[2].text)
            ex, ey = float(end.atoms[1].text), float(end.atoms[2].text)
            if x_min is not None and (sx < x_min or ex < x_min):
                continue
            if y_min is not None and (sy < y_min or ey < y_min):
                continue
            if x_max is not None and (sx > x_max or ex > x_max):
                continue
            if y_max is not None and (sy > y_max or ey > y_max):
                continue
        result.append(item)
    return result


# Zone templates follow the measured native shapes: KiCad 9 solid connect is
# "(connect_pads yes ...)" (measured locally via pcbnew 9, kiutils' "full" is
# wrong); the KiCad 10 dialect (slice-14 probe) drops net_name and
# filled_areas_thickness and uses name-only (net "NAME").
#
# The bare "yes" after (fill is the pour-enabled flag, and this template omitted
# it until 2026-08-14. All 20 boards KiCad ships write "(fill yes ...)"; ours
# wrote "(fill (thermal_gap ...) ...)", which is the same shape KiCad writes for
# a zone whose pour is switched off. What that costs is NOT established: taking
# KiCad's own ecc83-pp and stripping the yes changed the exported F.Cu gerber by
# 2 bytes, because the plot path reads stored filled_polygon data and never
# consults the flag. Whether ZONE_FILLER and the GUI honour it is unmeasured;
# the direct probe crashed pcbnew on the Windows box. Fixed regardless, because
# this repo's rule is that emitted constructs match KiCad's own output.
_COPPER_ZONE_TPL = _cst.parse(
    b'(zone\n\t\t(net 0)\n\t\t(net_name "x")\n\t\t(layer "F.Cu")\n\t\t(uuid "x")'
    b"\n\t\t(hatch edge 0.5)\n\t\t(priority 0)"
    b"\n\t\t(connect_pads\n\t\t\t(clearance 0.5)\n\t\t)"
    b"\n\t\t(min_thickness 0.25)\n\t\t(filled_areas_thickness no)"
    b"\n\t\t(fill yes\n\t\t\t(thermal_gap 0.5)\n\t\t\t(thermal_bridge_width 0.5)\n\t\t)"
    b"\n\t\t(polygon\n\t\t\t(pts\n\t\t\t\t(xy 0 0)\n\t\t\t)\n\t\t)\n\t)"
).lists[0]

_KEEPOUT_ZONE_TPL = _cst.parse(
    b'(zone\n\t\t(net 0)\n\t\t(net_name "")\n\t\t(layers "F.Cu" "B.Cu")\n\t\t(uuid "x")'
    b"\n\t\t(hatch edge 0.5)"
    b"\n\t\t(connect_pads\n\t\t\t(clearance 0)\n\t\t)"
    b"\n\t\t(min_thickness 0.25)"
    b"\n\t\t(keepout\n\t\t\t(tracks not_allowed)\n\t\t\t(vias not_allowed)"
    b"\n\t\t\t(pads not_allowed)"
    b"\n\t\t\t(copperpour not_allowed)\n\t\t\t(footprints not_allowed)\n\t\t)"
    b"\n\t\t(polygon\n\t\t\t(pts\n\t\t\t\t(xy 0 0)\n\t\t\t)\n\t\t)\n\t)"
).lists[0]


def _fill_zone_polygon(node, corners: list[PointSpec]) -> None:
    """Fill the template's single (xy) with corner 0 and clone the rest inline."""
    pts = node.find("polygon").find("pts")
    first = pts.find("xy")
    first.atoms[1].set_text(_num(corners[0]["x"]))
    first.atoms[2].set_text(_num(corners[0]["y"]))
    anchor = first
    for c in corners[1:]:
        xy = first.copy()
        xy.atoms[1].set_text(_num(c["x"]))
        xy.atoms[2].set_text(_num(c["y"]))
        pts.insert_after(anchor, xy, sep=b" ")
        anchor = xy


def _splice_pcb_zone(root, node) -> None:
    anchors = [c for c in root.lists if c.head == "zone"]
    if anchors:
        root.insert_after(anchors[-1], node)
    else:
        _splice_pcb_node(root, node)


_GR_TEXT_TPL = _cst.parse(
    b'(gr_text "x"\n\t\t(at 0 0 0)\n\t\t(layer "F.SilkS")\n\t\t(uuid "x")'
    b"\n\t\t(effects\n\t\t\t(font\n\t\t\t\t(size 1.27 1.27)\n\t\t\t)\n\t\t)\n\t)"
).lists[0]

_GR_LINE_TPL = _cst.parse(
    b"(gr_line\n\t\t(start 0 0)\n\t\t(end 0 0)"
    b"\n\t\t(stroke\n\t\t\t(width 0.05)\n\t\t\t(type default)\n\t\t)"
    b'\n\t\t(layer "Edge.Cuts")\n\t\t(uuid "x")\n\t)'
).lists[0]


# ---------------------------------------------------------------------------
# PCB read tools
# ---------------------------------------------------------------------------


@mcp.tool(annotations=_READ_ONLY)
def list_pcb_footprints(pcb_path: str = PCB_PATH) -> list[PcbFootprintItem]:
    """List all footprints on the PCB.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    items: list[PcbFootprintItem] = []
    for fp in root.find_all("footprint"):
        at = fp.find("at")
        items.append(
            PcbFootprintItem(
                reference=_fp_prop_cst(fp, "Reference"),
                value=_fp_prop_cst(fp, "Value"),
                lib_id=fp.atoms[1].text,
                x=float(at.atoms[1].text),
                y=float(at.atoms[2].text),
                rotation=float(at.atoms[3].text) if len(at.atoms) > 3 else 0,
                layer=_fp_layer(fp),
            )
        )
    return items


@mcp.tool(annotations=_READ_ONLY)
def list_pcb_traces(pcb_path: str = PCB_PATH) -> list[TraceSegmentItem]:
    """List all trace segments and vias on the PCB.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    name_to_num = {name: num for num, name in _net_table(root)}
    items: list[TraceSegmentItem] = []
    for item in root.lists:
        if item.head == "segment":
            start, end = item.find("start"), item.find("end")
            items.append(
                TraceSegmentItem(
                    type="segment",
                    start_x=float(start.atoms[1].text),
                    start_y=float(start.atoms[2].text),
                    end_x=float(end.atoms[1].text),
                    end_y=float(end.atoms[2].text),
                    width=float(item.find("width").atoms[1].text),
                    layer=item.find("layer").atoms[1].text,
                    net=_item_net_number(item.find("net"), name_to_num),
                )
            )
        elif item.head == "via":
            at = item.find("at")
            items.append(
                TraceSegmentItem(
                    type="via",
                    x=float(at.atoms[1].text),
                    y=float(at.atoms[2].text),
                    size=float(item.find("size").atoms[1].text),
                    drill=float(item.find("drill").atoms[1].text),
                    layers=[a.text for a in item.find("layers").atoms[1:]],
                    net=_item_net_number(item.find("net"), name_to_num),
                )
            )
    return items


@mcp.tool(annotations=_READ_ONLY)
def list_pcb_nets(pcb_path: str = PCB_PATH) -> list[NetItem]:
    """List all named nets on the PCB.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    return [NetItem(number=num, name=name) for num, name in _net_table(root) if name]


@mcp.tool(annotations=_READ_ONLY)
def list_pcb_zones(pcb_path: str = PCB_PATH) -> list[ZoneItem]:
    """List all zones (copper and keepout) on the PCB.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    items: list[ZoneItem] = []
    for z in root.find_all("zone"):
        ko = z.find("keepout")
        keepout = _keepout_dict(ko) if ko is not None else None
        polygon = None
        poly = z.find("polygon")
        if poly is not None:
            polygon = [
                {"x": _numish(p.atoms[1].text), "y": _numish(p.atoms[2].text)}
                for p in poly.find("pts").find_all("xy")
            ]
        net_name = z.find("net_name")
        if net_name is not None:
            zone_net = net_name.atoms[1].text
        else:
            # K10 zones carry name-only (net "NAME") and no net_name child.
            znet = z.find("net")
            t = znet.atoms[1].text if znet is not None and len(znet.atoms) > 1 else ""
            zone_net = t if t and not t.lstrip("-").isdigit() else ""
        layers_node = z.find("layers") or z.find("layer")
        priority = z.find("priority")
        items.append(
            ZoneItem(
                net_name=zone_net,
                layers=[a.text for a in layers_node.atoms[1:]] if layers_node is not None else [],
                priority=int(priority.atoms[1].text) if priority is not None else 0,
                is_keepout=ko is not None,
                keepout=keepout,
                polygon=polygon,
            )
        )
    return items


@mcp.tool(annotations=_READ_ONLY)
def list_pcb_layers(pcb_path: str = PCB_PATH) -> list[LayerItem]:
    """List all layers defined in the PCB stackup: copper, silkscreen,
    soldermask, solder paste, courtyard, fabrication, and the board outline.

    Which of those a given board actually defines is up to the board. Call
    this before any tool that takes a layer name, since the valid set is
    per-board and renamed layers are common.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    layers = root.find("layers")
    items: list[LayerItem] = []
    for layer in layers.lists if layers is not None else ():
        a = layer.atoms
        items.append(LayerItem(ordinal=int(a[0].text), name=a[1].text, type=a[2].text))
    return items


@mcp.tool(annotations=_READ_ONLY)
def list_pcb_graphic_items(pcb_path: str = PCB_PATH) -> list[GraphicItem]:
    """List all graphic items (lines, text, etc.) on the PCB.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    items: list[GraphicItem] = []
    for item in root.lists:
        head = item.head
        layer_node = item.find("layer")
        layer = layer_node.atoms[1].text if layer_node is not None else "unknown"
        if head == "gr_line":
            start, end = item.find("start"), item.find("end")
            items.append(
                GraphicItem(
                    type="line",
                    start_x=float(start.atoms[1].text),
                    start_y=float(start.atoms[2].text),
                    end_x=float(end.atoms[1].text),
                    end_y=float(end.atoms[2].text),
                    layer=layer,
                )
            )
        elif head == "gr_text":
            at = item.find("at")
            items.append(
                GraphicItem(
                    type="text",
                    text=item.atoms[1].text,
                    x=float(at.atoms[1].text),
                    y=float(at.atoms[2].text),
                    layer=layer,
                )
            )
        elif head in _GRAPHIC_CLASS:
            items.append(GraphicItem(type=_GRAPHIC_CLASS[head], layer=layer))
    return items


@mcp.tool(annotations=_READ_ONLY)
def get_board_info(pcb_path: str = PCB_PATH) -> str:
    """Get board summary: footprint count, trace count, net count, thickness.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    counts = {"segment": 0, "via": 0, "footprint": 0, "zone": 0}
    for item in root.lists:
        if item.head in counts:
            counts[item.head] += 1
    general = root.find("general")
    thickness = general.find("thickness") if general is not None else None
    tval = _numish(thickness.atoms[1].text) if thickness is not None else 1.6
    return (
        f"Footprints: {counts['footprint']}\n"
        f"Traces: {counts['segment']}\n"
        f"Vias: {counts['via']}\n"
        f"Nets: {len(_net_table(root))}\n"
        f"Zones: {counts['zone']}\n"
        f"Thickness: {tval}mm"
    )


@mcp.tool(annotations=_READ_ONLY, title="Pads of a footprint placed on the board")
def get_footprint_pads(reference: str, pcb_path: str = PCB_PATH) -> str:
    """Get pad info for a placed footprint on the PCB.

    Args:
        reference: Footprint reference (e.g. "R1", "U1")
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    fp = _find_fp_cst(root, reference)
    fp_at = fp.find("at")
    fp_x, fp_y = _xy(fp_at)
    fp_angle = float(fp_at.atoms[3].text) if len(fp_at.atoms) > 3 else 0
    lines = [
        f"{reference} pads "
        f"(footprint origin ({_numish(fp_x)}, {_numish(fp_y)}), "
        f"rotation {_numish(fp_angle)}, layer {_fp_layer(fp)}):"
    ]
    for pad in fp.find_all("pad"):
        net_name = _pad_net_name(pad.find("net"), "none")
        at, size = pad.find("at"), pad.find("size")
        layers = pad.find("layers")
        local_x, local_y = _xy(at)
        # Board coordinates first: a caller routing to this pad needs those, and
        # reporting only the footprint-local pair invites placing a trace at the
        # wrong end of the board on any rotated part.
        board_x, board_y = _transform_local_to_board(fp_x, fp_y, fp_angle, local_x, local_y)
        lines.append(
            f"  Pad {pad.atoms[1].text}: {pad.atoms[2].text} {pad.atoms[3].text} "
            f"@ board ({_numish(round(board_x, 6))}, {_numish(round(board_y, 6))}) "
            f"local ({_numish(local_x)}, {_numish(local_y)}) "
            f"size=({_numish(size.atoms[1].text)}, {_numish(size.atoms[2].text)}) "
            f"layers={[a.text for a in layers.atoms[1:]] if layers is not None else []} "
            f"net={net_name}"
        )
    return "\n".join(lines)


# ---------------------------------------------------------------------------
# PCB write tools
# ---------------------------------------------------------------------------


@mcp.tool(annotations=_ADDITIVE)
def place_footprint(
    reference: str,
    value: str,
    x: float,
    y: float,
    rotation: float = 0,
    layer: str = "F.Cu",
    library: str = "",
    footprint: str = "",
    pcb_path: str = PCB_PATH,
) -> str:
    """Place a footprint on the PCB.

    Name a library and a footprint to place the real thing: its pads, silkscreen,
    courtyard and 3D model are copied from the library file exactly as KiCad
    would place them. Without them you get a marker carrying only the reference
    and value, which has NO PADS and so cannot be routed or checked; that is the
    older behaviour and it is kept for callers that only want a placeholder.

    Use list_lib_footprints to see what a library holds.

    Args:
        reference: Reference designator (e.g. "R2")
        value: Component value (e.g. "4.7K")
        x: X position in mm
        y: Y position in mm
        rotation: Rotation in degrees
        layer: Layer (F.Cu or B.Cu)
        library: Footprint library nickname (e.g. "Resistor_SMD"), or a path to a
            .pretty directory. A nickname is resolved as update_pcb_from_schematic
            resolves it: the project's fp-lib-table beside the board, .pretty
            directories beside the board, KICAD_FP_LIB, the user's global
            fp-lib-table, then KiCad's stock footprints. Optional; omit for a
            pad-less marker.
        footprint: Footprint name within that library (e.g. "R_0805_2012Metric").
            Required when library is given.
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    if bool(library) != bool(footprint):
        raise ToolError(
            "library and footprint go together: name both to place a real footprint,"
            " or neither for a pad-less marker."
        )
    tree, root, key = _open_pcb_cst(pcb_path)
    # Validate before the cache pop, so a refusal leaves the cached tree valid.
    _resolve_layer_cst(root, layer, copper_only=True)
    node = None
    if library:
        pretty = _resolve_pretty_dir(library, pcb_path)
        node = _copy_lib_footprint_cst(pretty, footprint, f"{Path(pretty).stem}:{footprint}")
        if node is None:
            raise ToolError(
                f"Footprint {footprint!r} not found in {pretty}. Use list_lib_footprints"
                " to see what the library holds."
            )
    _BOARD_CACHE.pop(key, None)
    if node is None:
        node = _FOOTPRINT_TPL.copy()
        node.find("uuid").atoms[1].set_text(_gen_uuid())
        for prop in node.find_all("property"):
            prop.find("uuid").atoms[1].set_text(_gen_uuid())
    node.find("layer").atoms[1].set_text(layer)
    _fill_at(node, x, y, rotation)
    _place_pads_at_rotation(node, rotation)
    for prop in node.find_all("property"):
        if prop.atoms[1].text in ("Reference", "Value"):
            prop.atoms[2].set_text(reference if prop.atoms[1].text == "Reference" else value)
    _splice_after(root, node, ("footprint",), _PCB_TAIL_HEADS)
    _atomic_write(key, _cst.serialize(tree))
    what = f"{Path(pretty).stem}:{footprint}" if library else "a pad-less marker"
    return f"Placed {reference} ({value}) at ({x}, {y}) on {layer} as {what}"


#: Constructs whose flip has not been measured. A footprint carrying one is
#: refused rather than half-transformed, which is the same call the invariant
#: asks for everywhere else. Each needs its own measurement against KiCad's own
#: Flip() before it can be handled here.
_UNMEASURED_FOR_FLIP = ("primitives", "zone", "model")


def _mirror_layer(name: str) -> str:
    """F.x becomes B.x and back. Anything else is returned unchanged.

    Measured against KiCad's own Flip(): F.Cu/F.Mask/F.Paste/F.SilkS/F.Fab/
    F.CrtYd all cross to their B. counterparts. A `*.Cu` pad layer set spans
    both sides already and must not be touched, and inner copper has no side.
    """
    if name.startswith("F."):
        return "B." + name[2:]
    if name.startswith("B."):
        return "F." + name[2:]
    return name


def _flip_footprint_cst(fp) -> None:
    """Mirror a footprint to the other side of the board, in place.

    The transform is measured, not derived from the format documentation.
    Probed on the macOS runner against a stock Resistor_SMD footprint through
    pcbnew's own ``Flip(pos, FLIP_DIRECTION_LEFT_RIGHT)``, at 0 and 90 degrees:

      footprint (layer)   F.Cu -> B.Cu
      footprint (at)      position unchanged, angle becomes (180 - angle) % 360
                          (0 -> 180, and 90 -> 90, which is why an earlier probe
                          run at 90 degrees alone saw no change at all)
      every layer token   F.x <-> B.x
      every local Y       negated: pad at, graphic start/end/mid/center, pts,
                          text at. X is untouched.
      text effects        gain (justify mirror)

    Local Y rather than X, with the footprint's own angle carrying the rest, is
    what makes this a left-right flip in board space at any orientation.
    """
    layer_node = fp.find("layer")
    layer_node.atoms[1].set_text(_mirror_layer(layer_node.atoms[1].text))

    at = fp.find("at")
    angle = float(at.atoms[3].text) if len(at.atoms) > 3 else 0.0
    _fill_at(fp, float(at.atoms[1].text), float(at.atoms[2].text), (180.0 - angle) % 360.0)

    def mirror_points(node) -> None:
        """Negate the Y of every coordinate pair under *node*."""
        for key in ("at", "start", "end", "mid", "center"):
            child = node.find(key)
            if child is not None and len(child.atoms) > 2:
                child.atoms[2].set_text(_numish_text(-float(child.atoms[2].text)))
        pts = node.find("pts")
        if pts is not None:
            for xy in pts.find_all("xy"):
                xy.atoms[2].set_text(_numish_text(-float(xy.atoms[2].text)))

    for child in fp.lists:
        if child.head in ("at", "layer", "uuid", "tags", "descr", "attr", "property_ids"):
            continue
        # The footprint's own (at ...) is handled above; everything below is in
        # the footprint's local frame.
        if child.head != "property" or child.find("at") is not None:
            mirror_points(child)
        for lay in [child.find("layer")] + ([child.find("layers")] if child.find("layers") else []):
            if lay is None:
                continue
            for atom in lay.atoms[1:]:
                atom.set_text(_mirror_layer(atom.text))
        if child.head in ("fp_text", "property"):
            _toggle_mirror(child)


def _toggle_mirror(node) -> None:
    """Add or remove a text's mirrored justification.

    A toggle rather than an add, because the flip has to be its own inverse:
    flipping a footprint to the back and straight to the front again must leave
    the file as it was, and an add-only version leaves every text carrying a
    justification it did not have. Caught by the double-flip test, which is the
    strongest check available without pcbnew on this machine.
    """
    effects = node.find("effects")
    if effects is None:
        return
    justify = effects.find("justify")
    if justify is None:
        effects.append_child(_cst.parse(b"(justify mirror)").lists[0], b" ")
        return
    words = [a.text for a in justify.atoms[1:]]
    words = [w for w in words if w != "mirror"] if "mirror" in words else [*words, "mirror"]
    effects.remove_child(justify)
    if words:
        # Rebuilt rather than mutated: the CST exposes no atom-list edit, and a
        # reparse keeps the node's own spacing rules.
        rebuilt = _cst.parse(("(justify %s)" % " ".join(words)).encode()).lists[0]
        effects.append_child(rebuilt, b" ")


def _numish_text(value: float) -> str:
    """A float in KiCad's own shape: no trailing zeros, no negative zero."""
    if value == 0:
        value = 0.0
    text = ("%.6f" % value).rstrip("0").rstrip(".")
    return text or "0"


def _require_same_side(fp, layer: str, reference: str) -> bool:
    """True when *layer* is the other side and the footprint can be flipped.

    Measured 2026-08-14 on this tool before the guard: asking for layer="B.Cu"
    on a front-side footprint rewrote the footprint's own (layer ...) atom and
    nothing else. Its pads stayed on F.Cu, F.Paste and F.Mask and its texts on
    F.SilkS, so KiCad reads the result as a bottom-side part whose copper is on
    top. kicad-cli loads that file without complaint, and a board made from it
    would be wrong.

    Moving a footprint to the other side is a flip, which _flip_footprint_cst
    now performs against a transform measured from KiCad's own Flip(). What is
    still refused is a footprint carrying a construct whose flip has not been
    measured: custom pad primitives, an embedded zone, or a 3D model block.
    Mirroring everything around one of those and leaving it untouched is worse
    than not moving the footprint at all, so the file is left intact, which is
    what the invariant at the top of docs/adr-cst-substrate.md asks for.
    """
    current = _fp_layer(fp)
    if current.split(".")[0] == layer.split(".")[0]:
        return False
    unmeasured = sorted(
        {
            head
            for head in _UNMEASURED_FOR_FLIP
            if fp.find(head) is not None or any(p.find(head) for p in fp.find_all("pad"))
        }
    )
    if unmeasured:
        raise ToolError(
            f"{reference} carries {', '.join(unmeasured)}, and how KiCad's own"
            " flip transforms those has not been measured here. Moving it to"
            f" {layer} would mirror everything else and leave those untouched,"
            " which is worse than not moving it. Nothing was changed. Flip it"
            " in KiCad instead."
        )
    return True


@mcp.tool(annotations=_ADDITIVE)
def move_footprint(
    reference: str,
    x: float,
    y: float,
    rotation: float | None = None,
    layer: str = "",
    pcb_path: str = PCB_PATH,
) -> str:
    """Move a footprint to a new position.

    Args:
        reference: Reference designator (e.g. "R1")
        x: New X position
        y: New Y position
        rotation: New rotation (None = keep current)
        layer: New layer. Naming the other side flips the footprint: every pad,
            graphic and text layer mirrors with it, the local geometry mirrors,
            and text gains a mirrored justification, which is what KiCad's own
            flip does. A footprint carrying a construct whose flip has not been
            measured here is refused rather than half-transformed.
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    if layer:
        _resolve_layer_cst(root, layer, copper_only=True)
    _BOARD_CACHE.pop(key, None)
    fp = _find_fp_cst(root, reference)
    flipping = _require_same_side(fp, layer, reference) if layer else False
    if flipping:
        # Mirror first, then place: the flip rewrites the footprint's own angle
        # from the one it had, and _fill_at below applies the caller's.
        _flip_footprint_cst(fp)
    _fill_at(fp, x, y, rotation)
    if layer:
        fp.find("layer").atoms[1].set_text(layer)
    # Advisory only: moving into a keep-out or off the board edge is legal
    # KiCad, just usually a mistake, so this warns and never refuses. It runs
    # before the write purely so a fault in the checks cannot leave a moved
    # footprint on disk with nothing said about it; the checks read the already
    # mutated tree, so the answers are the same either side of the write.
    warnings: list[str] = []
    try:
        if _keepout_violations_cst(root, x, y, _fp_layer(fp)):
            warnings.append("WARNING: position is inside a keep-out zone (footprints not allowed)")
        edge_poly = _edge_polygon_cst(root)
        if edge_poly is not None and not _point_in_polygon(x, y, edge_poly):
            warnings.append("WARNING: position is outside the board edge")
    except Exception as exc:  # noqa: BLE001 - the move must still happen
        # Was a bare `pass`, which hid any defect in the geometry helpers for
        # as long as nobody went looking. Still does not block the move.
        warnings.append(f"WARNING: placement checks could not run ({type(exc).__name__}: {exc})")

    _atomic_write(key, _cst.serialize(tree))
    msg = f"Moved {reference} to ({x}, {y})"
    if warnings:
        msg += " " + " ".join(warnings)
    return msg


# check_placement took a rotation parameter that was accepted and silently
# ignored until 2026-08-12. It is gone; the docstring explains why an angle
# could not have changed the answer, which is what a caller needs. The date
# is for whoever reads the history, not for every user loading the schema.
@mcp.tool(annotations=_READ_ONLY, title="Check one proposed footprint position")
def check_placement(
    reference: str,
    x: float,
    y: float,
    pcb_path: str = PCB_PATH,
) -> PlacementCheckResult:
    """Check if placing/moving a footprint to (x, y) would violate constraints.

    Both checks are on the footprint's origin point, not its courtyard, so a
    footprint whose body overlaps a keep-out while its origin does not still
    reports ok. That is also why there is no rotation parameter: rotating about
    the origin cannot move the origin, so an angle could not change either
    answer.

    Args:
        reference: Footprint reference designator
        x: Proposed X position
        y: Proposed Y position
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    fp = _find_fp_cst(root, reference)

    keepout_violations = _keepout_violations_cst(root, x, y, _fp_layer(fp))
    edge_poly = _edge_polygon_cst(root)
    outside_board_edge = edge_poly is not None and not _point_in_polygon(x, y, edge_poly)

    has_violations = bool(keepout_violations) or outside_board_edge
    return PlacementCheckResult(
        status="violations_found" if has_violations else "ok",
        board_edge_checked=edge_poly is not None,
        keepout_violations=keepout_violations,
        outside_board_edge=outside_board_edge,
    )


@mcp.tool(annotations=_DESTRUCTIVE)
def remove_footprint(reference: str, pcb_path: str = PCB_PATH) -> str:
    """Remove a footprint by reference designator.

    Args:
        reference: Reference designator (e.g. "R1")
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _BOARD_CACHE.pop(key, None)
    root.remove_child(_find_fp_cst(root, reference))
    _atomic_write(key, _cst.serialize(tree))
    return f"Removed {reference}"


@mcp.tool(annotations=_ADDITIVE)
def add_trace(
    x1: float,
    y1: float,
    x2: float,
    y2: float,
    width: float = 0.25,
    layer: str = "F.Cu",
    net: int = 0,
    pcb_path: str = PCB_PATH,
) -> str:
    """Add a trace segment between two points.

    Args:
        x1: Start X
        y1: Start Y
        x2: End X
        y2: End Y
        width: Trace width in mm
        layer: Copper layer (e.g. "F.Cu", "B.Cu")
        net: Net number
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _resolve_layer_cst(root, layer, copper_only=True)
    _BOARD_CACHE.pop(key, None)
    node = _SEGMENT_TPL.copy()
    start, end = node.find("start"), node.find("end")
    start.atoms[1].set_text(_num(x1))
    start.atoms[2].set_text(_num(y1))
    end.atoms[1].set_text(_num(x2))
    end.atoms[2].set_text(_num(y2))
    node.find("width").atoms[1].set_text(_num(width))
    node.find("layer").atoms[1].set_text(layer)
    _set_item_net(node, root, net)
    node.find("uuid").atoms[1].set_text(_gen_uuid())
    _splice_pcb_node(root, node)
    _atomic_write(key, _cst.serialize(tree))
    return f"Trace: ({x1}, {y1}) -> ({x2}, {y2}) w={width} {layer}"


@mcp.tool(annotations=_ADDITIVE)
def add_via(
    x: float,
    y: float,
    size: float = 0.6,
    drill: float = 0.3,
    net: int = 0,
    layers: list[str] | None = None,
    pcb_path: str = PCB_PATH,
) -> str:
    """Add a via at a position.

    Args:
        x: X position
        y: Y position
        size: Via pad size in mm
        drill: Drill diameter in mm
        net: Net number
        layers: Via layers (default: ["F.Cu", "B.Cu"])
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    via_layers = layers or ["F.Cu", "B.Cu"]
    for name in via_layers:
        _resolve_layer_cst(root, name, copper_only=True)
    _BOARD_CACHE.pop(key, None)
    node = _VIA_TPL.copy()
    at = node.find("at")
    at.atoms[1].set_text(_num(x))
    at.atoms[2].set_text(_num(y))
    node.find("size").atoms[1].set_text(_num(size))
    node.find("drill").atoms[1].set_text(_num(drill))
    layers_node = node.find("layers")
    tpl_atom = layers_node.atoms[1]
    del layers_node.children[1:]
    for name in via_layers:
        a = tpl_atom.copy()
        a.sep = b" "
        a.set_text(name)
        layers_node.children.append(a)
    _set_item_net(node, root, net)
    node.find("uuid").atoms[1].set_text(_gen_uuid())
    _splice_pcb_node(root, node)
    _atomic_write(key, _cst.serialize(tree))
    return f"Via at ({x}, {y}) size={size} drill={drill}"


@mcp.tool(annotations=_ADDITIVE)
def add_pcb_text(
    text: str,
    x: float,
    y: float,
    layer: str = "F.SilkS",
    rotation: float = 0,
    pcb_path: str = PCB_PATH,
) -> str:
    """Add text to the PCB (silkscreen, fab layer, etc.).

    Args:
        text: Text content
        x: X position
        y: Y position
        layer: Layer (e.g. "F.SilkS", "B.SilkS", "F.Fab")
        rotation: Rotation in degrees
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _resolve_layer_cst(root, layer)
    _BOARD_CACHE.pop(key, None)
    node = _GR_TEXT_TPL.copy()
    node.atoms[1].set_text(text)
    _fill_at(node, x, y, rotation)
    node.find("layer").atoms[1].set_text(layer)
    node.find("uuid").atoms[1].set_text(_gen_uuid())
    _splice_after(root, node, _GRAPHIC_HEADS, _TRACE_AND_TAIL_HEADS)
    _atomic_write(key, _cst.serialize(tree))
    return f"Text '{text}' at ({x}, {y}) on {layer}"


@mcp.tool(annotations=_ADDITIVE)
def add_pcb_line(
    x1: float,
    y1: float,
    x2: float,
    y2: float,
    layer: str = "Edge.Cuts",
    width: float = 0.05,
    pcb_path: str = PCB_PATH,
) -> str:
    """Add a graphic line to the PCB (edge cuts, silkscreen, etc.).

    Args:
        x1: Start X
        y1: Start Y
        x2: End X
        y2: End Y
        layer: Layer (e.g. "Edge.Cuts", "F.SilkS")
        width: Line width in mm
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _resolve_layer_cst(root, layer)
    _BOARD_CACHE.pop(key, None)
    node = _GR_LINE_TPL.copy()
    start, end = node.find("start"), node.find("end")
    start.atoms[1].set_text(_num(x1))
    start.atoms[2].set_text(_num(y1))
    end.atoms[1].set_text(_num(x2))
    end.atoms[2].set_text(_num(y2))
    node.find("stroke").find("width").atoms[1].set_text(_num(width))
    node.find("layer").atoms[1].set_text(layer)
    node.find("uuid").atoms[1].set_text(_gen_uuid())
    _splice_after(root, node, _GRAPHIC_HEADS, _TRACE_AND_TAIL_HEADS)
    _atomic_write(key, _cst.serialize(tree))
    return f"Line: ({x1}, {y1}) -> ({x2}, {y2}) on {layer}"


@mcp.tool(annotations=_ADDITIVE)
def add_copper_zone(
    net_name: str,
    layer: str,
    corners: list[PointSpec],
    clearance: float = 0.5,
    min_thickness: float = 0.25,
    thermal_relief: bool = True,
    thermal_gap: float = 0.5,
    thermal_bridge_width: float = 0.5,
    priority: int = 0,
    pcb_path: str = PCB_PATH,
) -> ZoneResult:
    """Create an unfilled copper zone: a ground plane, power plane, or any
    filled copper pour. Call fill_zones afterward to compute the fills.

    Args:
        net_name: Name of the net to assign to this zone (e.g. "GND")
        layer: Copper layer (e.g. "F.Cu", "B.Cu")
        corners: List of {x, y} dicts defining the zone polygon (min 3)
        clearance: Zone clearance in mm
        min_thickness: Minimum copper thickness in mm
        thermal_relief: Use thermal relief pads (True) or solid connection (False)
        thermal_gap: Thermal relief gap in mm
        thermal_bridge_width: Thermal relief bridge width in mm
        priority: Zone fill priority (higher fills first)
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    if len(corners) < 3:
        raise ToolError("At least 3 corners required for a zone polygon.")
    tree, root, key = _open_pcb_cst(pcb_path)
    _resolve_layer_cst(root, layer, copper_only=True)
    _BOARD_CACHE.pop(key, None)
    net_num = _resolve_net_cst(root, net_name)
    node = _COPPER_ZONE_TPL.copy()
    node.find("layer").atoms[1].set_text(layer)
    node.find("uuid").atoms[1].set_text(_gen_uuid())
    node.find("priority").atoms[1].set_text(str(priority))
    cp = node.find("connect_pads")
    cp.find("clearance").atoms[1].set_text(_num(clearance))
    if not thermal_relief:
        solid = cp.children[0].copy()
        solid.sep = b" "
        solid.set_text("yes")
        cp.children.insert(1, solid)
    node.find("min_thickness").atoms[1].set_text(_num(min_thickness))
    fill = node.find("fill")
    fill.find("thermal_gap").atoms[1].set_text(_num(thermal_gap))
    fill.find("thermal_bridge_width").atoms[1].set_text(_num(thermal_bridge_width))
    _fill_zone_polygon(node, corners)
    if _board_version(root) <= _NUMERIC_NET_VERSION_MAX:
        node.find("net").atoms[1].set_text(str(net_num))
        node.find("net_name").atoms[1].set_text(net_name)
    else:
        _set_item_net(node, root, net_num)
        node.remove_child(node.find("net_name"))
        node.remove_child(node.find("filled_areas_thickness"))
    _splice_pcb_zone(root, node)
    _atomic_write(key, _cst.serialize(tree))
    return ZoneResult(net=net_name, layer=layer, corners=len(corners), clearance_mm=clearance)


@mcp.tool(annotations=_ADDITIVE)
def add_keepout_zone(
    corners: list[PointSpec],
    layers: list[str] | None = None,
    no_tracks: bool = True,
    no_vias: bool = True,
    no_pads: bool = True,
    no_copper_pour: bool = True,
    no_footprints: bool = True,
    pcb_path: str = PCB_PATH,
) -> KeepoutZoneResult:
    """Create a keep-out zone that restricts placement of specified items.

    Args:
        corners: List of {x, y} dicts defining the zone polygon (min 3)
        layers: Layers to apply keep-out to (default: ["F.Cu", "B.Cu"])
        no_tracks: Restrict tracks in this zone
        no_vias: Restrict vias in this zone
        no_pads: Restrict pads in this zone
        no_copper_pour: Restrict copper pour in this zone
        no_footprints: Restrict footprints in this zone
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    if len(corners) < 3:
        raise ToolError("At least 3 corners required for a zone polygon.")
    tree, root, key = _open_pcb_cst(pcb_path)
    zone_layers = layers or ["F.Cu", "B.Cu"]
    for name in zone_layers:
        _resolve_layer_cst(root, name, copper_only=True)
    _BOARD_CACHE.pop(key, None)
    node = _KEEPOUT_ZONE_TPL.copy()
    layers_node = node.find("layers")
    tpl_atom = layers_node.atoms[1]
    del layers_node.children[1:]
    for name in zone_layers:
        a = tpl_atom.copy()
        a.sep = b" "
        a.set_text(name)
        layers_node.children.append(a)
    node.find("uuid").atoms[1].set_text(_gen_uuid())
    restrictions = {
        "tracks": "not_allowed" if no_tracks else "allowed",
        "vias": "not_allowed" if no_vias else "allowed",
        "pads": "not_allowed" if no_pads else "allowed",
        "copperpour": "not_allowed" if no_copper_pour else "allowed",
        "footprints": "not_allowed" if no_footprints else "allowed",
    }
    ko = node.find("keepout")
    for k, v in restrictions.items():
        ko.find(k).atoms[1].set_text(v)
    _fill_zone_polygon(node, corners)
    if _board_version(root) > _NUMERIC_NET_VERSION_MAX:
        # Measured K10 rule areas carry no net tokens at all.
        node.remove_child(node.find("net"))
        node.remove_child(node.find("net_name"))
    _splice_pcb_zone(root, node)
    _atomic_write(key, _cst.serialize(tree))
    return KeepoutZoneResult(
        corners=len(corners),
        layers=zone_layers,
        restrictions=restrictions,
    )


def _require_pcbnew_era(pcb_path: str) -> None:
    """Refuse a board the running pcbnew cannot load.

    The same check autoroute_pcb makes, for the same reason and in the same
    words. pcbnew 9's LoadBoard returns None on a KiCad 10 board, so the script
    dies at the next attribute access and the caller gets roughly 700 characters
    of wx image-handler chatter ending in "NoneType object has no attribute
    Zones", naming no version anywhere. Measured: the file is byte-identical
    afterward, so this is a diagnostics fix, not a safety one.
    """
    board_version = _board_version(_cst.parse(_read_kicad_bytes(pcb_path, "board")).lists[0])
    major = _pcbnew_major()
    if major is not None and board_version > _NUMERIC_NET_VERSION_MAX and major < 10:
        raise ToolError(
            f"This board is in the KiCad 10 format (version {board_version}), which "
            f"pcbnew {major} cannot load. Install KiCad 10, or point KICAD_PYTHON at "
            "the Python of a KiCad 10 install."
        )


@mcp.tool(annotations=_ADDITIVE)
def fill_zones(pcb_path: str = PCB_PATH) -> FillZonesResult:
    """Fill all copper zones on the board using pcbnew's zone filler.

    pcbnew computes the fill; this server writes it. The board is handed to
    pcbnew read-only and the computed polygons come back as data, so the file
    that reaches the disk is the original with its zones' fills replaced and
    every other byte untouched. Nothing else about it changes: not its format
    version, not its layer names, not the constructs pcbnew does not model.

    Requires KiCad's pcbnew Python bindings to be installed.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _require_kicad_path(pcb_path, "board")
    pcb_path = str(Path(pcb_path).resolve())
    python, env = _find_pcbnew_python()
    if not python:
        raise ToolError("pcbnew Python bindings not found. Ensure KiCad is installed.")
    # After the availability check, matching autoroute_pcb's ordering: whether
    # pcbnew exists at all beats which era it is.
    _require_pcbnew_era(pcb_path)

    digest_before = hashlib.sha256(_read_kicad_bytes(pcb_path, "board")).hexdigest()
    result = _run_pcbnew(
        [python, "-c", _wx_app_prelude() + _FILL_DUMP.format(path=pcb_path)],
        what="filling zones",
        timeout=300,
        env=env,
    )
    if result.returncode != 0:
        raise ToolError(f"Zone fill failed: {result.stderr.strip()[:400]}")
    line = next((ln for ln in result.stdout.splitlines() if ln.startswith("FILLDUMP")), None)
    if line is None:
        raise ToolError(f"Zone fill produced no polygons: {result.stdout[:300]!r}")
    dumps = json.loads(line[len("FILLDUMP") :])

    # The subprocess only read, but it took time, and a board that changed under
    # us would get another run's copper. Refuse rather than write it.
    tree, root, key = _open_pcb_cst(pcb_path)
    if hashlib.sha256(_cst.serialize(tree)).hexdigest() != digest_before:
        raise ToolError(
            "The board changed while its zones were being filled. Nothing was"
            " written; run fill_zones again."
        )
    _BOARD_CACHE.pop(key, None)
    filled = _splice_fills(root, dumps)
    _atomic_write(pcb_path, _cst.serialize(tree))
    return FillZonesResult(zones_filled=filled, status="ok")


def _netlist_lib_dirs(schematic_path: str, pcb_path: str) -> list[str]:
    """Footprint library search dirs: project .pretty dirs, KICAD_FP_LIB, stock libs."""
    dirs: list[str] = []
    parents = dict.fromkeys(str(Path(p).resolve().parent) for p in (schematic_path, pcb_path))
    for parent in parents:
        for pretty in sorted(Path(parent).glob("*.pretty")):
            if pretty.is_dir():
                dirs.append(str(pretty))
    if FP_LIB_PATH and Path(FP_LIB_PATH).is_dir():
        dirs.append(FP_LIB_PATH)
    root = _kicad_root()
    if root:
        for sub in ("share/kicad/footprints", "SharedSupport/footprints"):
            cand = root / sub
            if cand.is_dir():
                dirs.append(str(cand))
    return dirs


@mcp.tool(annotations=_ADDITIVE)
def update_pcb_from_schematic(
    schematic_path: str = SCH_PATH,
    pcb_path: str = PCB_PATH,
    delete_stale: bool = False,
    project_path: str = "",
) -> UpdatePcbResult:
    """Update the PCB from the schematic (headless Tools -> Update PCB from Schematic).

    Exports the schematic's netlist, loads the assigned footprints from
    libraries, and binds every pad to its net. Creates the .kicad_pcb if
    it does not exist; new footprints land in a grid cluster. Existing
    footprints are matched by reference and keep their position; a
    changed footprint assignment swaps the footprint in place. Stale
    board footprints are reported, and removed only with delete_stale
    (locked ones are never removed). Zones are NOT refilled: run
    fill_zones afterward. Net names arrive exactly as KiCad's F8
    produces them (local labels sheet-prefixed, e.g. "/SIG"); read them
    with list_pcb_nets.

    Everything KiCad's own update copies from the symbol follows it here.
    The Value. Every other symbol field, as hidden text on the fabrication
    layer of the footprint's side: Datasheet and Description are updated
    where the library footprint put them, a new field is added at the
    footprint's origin reading upright, and a field that left the symbol
    stays on the footprint (KiCad keeps a footprint's library fields the
    same way, and text the user may have placed is not an import's to
    remove). The DNP and "In BOM" boxes, set and cleared on the footprint's
    attributes, while the board's own flags (mounting type, position-file
    and courtyard choices) stay as found. The sheet name and file, and the
    path that links the footprint to its symbol. A symbol with "On board"
    unticked is never placed and is listed in excluded_from_board; a
    footprint it left behind is reported stale like any other. Existing
    footprints whose fields, flags or sheet linkage moved are listed in
    fields_updated; a second run that changes nothing writes nothing.

    A footprint's library nickname is resolved the way KiCad resolves it:
    the project's own fp-lib-table first (beside the .kicad_pro, or beside
    the board or the schematic when none is named; ${KIPRJMOD}, the
    ${KICAD*_FOOTPRINT_DIR} family and the other KiCad path variables
    expand from the environment or the kicad-cli install), then .pretty
    directories beside the board and the schematic, then KICAD_FP_LIB,
    then the user's global fp-lib-table, then KiCad's stock footprints. A
    nickname none of those know is reported in skipped as
    footprint_lib_not_found. place_footprint reads the same tables, so a
    hand-placed part and an imported one resolve to the same file.

    Requires kicad-cli. It no longer needs KiCad's pcbnew Python bindings.

    Every byte this writes goes through the server's byte-preserving write, so
    a board's format stamp does not move and the parts of it this tool did not
    touch arrive unchanged.

    Args:
        schematic_path: Path to .kicad_sch file. Optional; omit to use the configured default.
        pcb_path: Path to .kicad_pcb file (created if missing).
            Optional; omit to use the configured default.
        delete_stale: Remove unlocked board footprints absent from the schematic
        project_path: Path to .kicad_pro for explicit root resolution (sub-sheets)
    """
    # The schematic only. pcb_path is deliberately not required to exist: this
    # tool creates the board when it is missing, and the whole E2E suite starts
    # from a schematic and no board at all, so requiring it would refuse the
    # tool's documented first use.
    _require_kicad_path(schematic_path, "schematic")
    if not pcb_path:
        raise ToolError("No PCB path provided. Pass pcb_path parameter.")

    # Netlist must come from the root schematic so the full hierarchy's
    # connectivity is included (same redirect run_erc does).
    sch_target = _resolve_root(schematic_path, project_path) or schematic_path
    pcb_file = str(Path(pcb_path).resolve())

    with tempfile.TemporaryDirectory() as tmp_dir:
        netlist_path = str(Path(tmp_dir) / "netlist.xml")
        result = _run_cli(
            [
                "sch",
                "export",
                "netlist",
                "--format",
                "kicadxml",
                "--output",
                netlist_path,
                sch_target,
            ],
            check=False,
        )
        if result.returncode != 0 or not Path(netlist_path).exists():
            detail = result.stderr.strip() or f"exit code {result.returncode}"
            raise ToolError(f"Netlist export failed: {detail}")
        summary = _apply_netlist_cst(
            netlist_path,
            pcb_file,
            _netlist_lib_dirs(schematic_path, pcb_file),
            delete_stale,
            _fp_lib_tables(_project_dir(pcb_file, sch_target, project_path)),
        )
    return UpdatePcbResult(**summary)


@mcp.tool(annotations=_ADDITIVE)
def set_trace_width(
    width: float,
    net_name: str | None = None,
    layer: str | None = None,
    x_min: float | None = None,
    y_min: float | None = None,
    x_max: float | None = None,
    y_max: float | None = None,
    pcb_path: str = PCB_PATH,
) -> TraceWidthResult:
    """Change the width of existing traces matching the given filters.
    At least one filter (net_name, layer, or bounding box) is required.

    Args:
        width: New trace width in mm
        net_name: Filter by net name
        layer: Filter by layer name (e.g. "F.Cu", "B.Cu")
        x_min: Left edge of bounding box filter (mm)
        y_min: Top edge of bounding box filter (mm)
        x_max: Right edge of bounding box filter (mm)
        y_max: Bottom edge of bounding box filter (mm)
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _BOARD_CACHE.pop(key, None)
    segments = _filter_segments_cst(root, net_name, layer, x_min, y_min, x_max, y_max)
    for seg in segments:
        seg.find("width").atoms[1].set_text(_num(width))
    _atomic_write(key, _cst.serialize(tree))
    return TraceWidthResult(traces_modified=len(segments), net=net_name, new_width_mm=width)


@mcp.tool(annotations=_DESTRUCTIVE)
def remove_traces(
    net_name: str | None = None,
    layer: str | None = None,
    x_min: float | None = None,
    y_min: float | None = None,
    x_max: float | None = None,
    y_max: float | None = None,
    pcb_path: str = PCB_PATH,
) -> RemoveTracesResult:
    """Remove trace segments matching the given filters. Does not remove vias.
    At least one filter (net_name, layer, or bounding box) is required.

    Args:
        net_name: Filter by net name
        layer: Filter by layer name (e.g. "F.Cu", "B.Cu")
        x_min: Left edge of bounding box filter (mm)
        y_min: Top edge of bounding box filter (mm)
        x_max: Right edge of bounding box filter (mm)
        y_max: Bottom edge of bounding box filter (mm)
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _BOARD_CACHE.pop(key, None)
    segments = _filter_segments_cst(root, net_name, layer, x_min, y_min, x_max, y_max)
    for seg in segments:
        root.remove_child(seg)
    _atomic_write(key, _cst.serialize(tree))
    return RemoveTracesResult(traces_removed=len(segments), net=net_name, layer=layer)


@mcp.tool(annotations=_ADDITIVE)
def add_thermal_vias(
    reference: str,
    pad_number: str = "",
    rows: int = 3,
    cols: int = 3,
    spacing: float = 1.0,
    via_size: float = 0.8,
    via_drill: float = 0.3,
    net_name: str | None = None,
    pcb_path: str = PCB_PATH,
) -> ThermalViasResult:
    """Add a grid of thermal vias under a footprint pad.

    Args:
        reference: Footprint reference (e.g. "U1", "R1")
        pad_number: Pad number to center vias on. If empty, auto-selects largest SMD pad.
        rows: Number of rows in the via grid
        cols: Number of columns in the via grid
        spacing: Spacing between vias in mm
        via_size: Via annular ring diameter in mm
        via_drill: Via drill diameter in mm
        net_name: Net to assign to vias. If None, auto-detect from pad.
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _BOARD_CACHE.pop(key, None)
    fp = _find_fp_cst(root, reference)
    pads = fp.find_all("pad")

    # Find pad
    pad = None
    if pad_number:
        pad = next((p for p in pads if p.atoms[1].text == pad_number), None)
        if pad is None:
            raise ToolError(
                f"Pad {pad_number!r} not found on {reference}."
                " Use get_footprint_pads to list its pads."
            )
    else:
        # Auto-detect: largest SMD pad by area
        best_area = 0
        for p in pads:
            size = p.find("size")
            if p.atoms[2].text == "smd" and size is not None:
                area = float(size.atoms[1].text) * float(size.atoms[2].text)
                if area > best_area:
                    best_area = area
                    pad = p
        if pad is None:
            raise ToolError(f"No SMD pad found on {reference}. Specify pad_number explicitly.")

    # Compute pad center in board coordinates with rotation
    at = fp.find("at")
    fp_x, fp_y = float(at.atoms[1].text), float(at.atoms[2].text)
    fp_angle = float(at.atoms[3].text) if len(at.atoms) > 3 else 0
    pad_at = pad.find("at")
    pad_x, pad_y = _transform_local_to_board(
        fp_x,
        fp_y,
        fp_angle,
        float(pad_at.atoms[1].text),
        float(pad_at.atoms[2].text),
    )

    # Determine net. A netless pad on a KiCad 10 format board resolves to
    # net 0, which _set_item_net refuses (guardrail 5, same as add_via).
    name_to_num = {name: num for num, name in _net_table(root)}
    if net_name:
        via_net = _resolve_net_cst(root, net_name)
    else:
        via_net = _item_net_number(pad.find("net"), name_to_num)

    # Generate grid centered on pad
    vias_added = 0
    for r in range(rows):
        for c in range(cols):
            vx = pad_x + (c - (cols - 1) / 2) * spacing
            vy = pad_y + (r - (rows - 1) / 2) * spacing
            node = _VIA_TPL.copy()
            via_at = node.find("at")
            via_at.atoms[1].set_text(_num(round(vx, 4)))
            via_at.atoms[2].set_text(_num(round(vy, 4)))
            node.find("size").atoms[1].set_text(_num(via_size))
            node.find("drill").atoms[1].set_text(_num(via_drill))
            _set_item_net(node, root, via_net)
            node.find("uuid").atoms[1].set_text(_gen_uuid())
            _splice_pcb_node(root, node)
            vias_added += 1

    _atomic_write(key, _cst.serialize(tree))
    return ThermalViasResult(
        vias_added=vias_added,
        reference=reference,
        pad=pad.atoms[1].text,
        net=net_name or _pad_net_name(pad.find("net"), ""),
        center={"x": round(pad_x, 4), "y": round(pad_y, 4)},
    )


@mcp.tool(annotations=_ADDITIVE)
def set_net_class(
    name: str,
    nets: list[str],
    track_width: float | None = None,
    clearance: float | None = None,
    via_size: float | None = None,
    via_drill: float | None = None,
    pcb_path: str = PCB_PATH,
) -> NetClassResult:
    """Create or update a net class with design rules and assign nets.

    Edits the KiCad project file (.kicad_pro) alongside the board to
    define the net class and assign nets.  Does NOT require pcbnew.

    Args:
        name: Net class name (e.g. "Power", "HighSpeed")
        nets: List of net names to assign to this class
        track_width: Track width in mm (None = use default)
        clearance: Clearance in mm (None = use default)
        via_size: Via diameter in mm (None = use default)
        via_drill: Via drill in mm (None = use default)
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    pcb_file = Path(pcb_path).resolve()
    pro_file = pcb_file.with_suffix(".kicad_pro")

    if not pro_file.exists():
        raise ToolError(
            f"Project file not found: {pro_file}. "
            "A .kicad_pro file must exist alongside the .kicad_pcb file."
        )

    # Read existing project JSON. UnicodeDecodeError is listed because it is a
    # ValueError, not an OSError, so it used to escape as a raw traceback; it
    # can still be raised by a file that is genuinely not UTF-8.
    try:
        pro_data = json.loads(pro_file.read_text(encoding="utf-8"))
    except (json.JSONDecodeError, UnicodeDecodeError, OSError) as exc:
        raise ToolError(f"Failed to read project file: {exc}") from exc

    # Ensure net_settings structure exists
    if "net_settings" not in pro_data:
        pro_data["net_settings"] = {}
    ns = pro_data["net_settings"]
    if "classes" not in ns:
        ns["classes"] = []
    if "meta" not in ns:
        ns["meta"] = {"version": 4}
    if "netclass_assignments" not in ns or ns["netclass_assignments"] is None:
        ns["netclass_assignments"] = {}

    # Build the net class entry
    nc_entry: dict[str, object] = {"name": name}
    if track_width is not None:
        nc_entry["track_width"] = track_width
    if clearance is not None:
        nc_entry["clearance"] = clearance
    if via_size is not None:
        nc_entry["via_diameter"] = via_size
    if via_drill is not None:
        nc_entry["via_drill"] = via_drill

    # Update or add the net class in the classes list
    found = False
    for i, cls in enumerate(ns["classes"]):
        if cls.get("name") == name:
            ns["classes"][i].update(nc_entry)
            found = True
            break
    if not found:
        ns["classes"].append(nc_entry)

    # Assign nets to this class
    for net_name in nets:
        ns["netclass_assignments"][net_name] = name

    # Write back. ensure_ascii=False keeps a net class or path the user wrote in
    # their own alphabet readable in their own file; the default escapes every
    # non-ASCII character to \uXXXX, which is valid JSON KiCad reads back fine
    # but is not what they had. UTF-8 to match the read above and KiCad's own
    # encoding.
    try:
        _atomic_write(
            pro_file,
            (json.dumps(pro_data, indent=2, ensure_ascii=False) + "\n").encode("utf-8"),
        )
    except OSError as exc:
        raise ToolError(f"Failed to write project file: {exc}") from exc

    return NetClassResult(
        net_class=name,
        nets_assigned=len(nets),
        track_width_mm=track_width,
        clearance_mm=clearance,
    )


@mcp.tool(annotations=_DESTRUCTIVE)
def remove_dangling_tracks(pcb_path: str = PCB_PATH) -> DanglingTracksResult:
    """Detect and remove trace segments with unconnected endpoints.

    Iteratively removes dangling segments until no more are found.
    A segment is considered dangling if either endpoint does not connect
    to a pad, via, or another trace endpoint.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    tree, root, key = _open_pcb_cst(pcb_path)
    _BOARD_CACHE.pop(key, None)
    tolerance = 0.001  # mm
    total_removed = 0
    iterations = 0

    def _seg_ends(seg) -> tuple[tuple[float, float], tuple[float, float]]:
        start, end = seg.find("start"), seg.find("end")
        return (
            (round(float(start.atoms[1].text), 3), round(float(start.atoms[2].text), 3)),
            (round(float(end.atoms[1].text), 3), round(float(end.atoms[2].text), 3)),
        )

    while True:
        # Build connection points: pad positions + via centers + trace endpoints
        connection_points: list[tuple[float, float]] = []

        # Pad positions in board coordinates
        for fp in root.find_all("footprint"):
            at = fp.find("at")
            if at is None:
                continue
            fp_x, fp_y = float(at.atoms[1].text), float(at.atoms[2].text)
            fp_angle = float(at.atoms[3].text) if len(at.atoms) > 3 else 0
            for pad in fp.find_all("pad"):
                pad_at = pad.find("at")
                px, py = _transform_local_to_board(
                    fp_x,
                    fp_y,
                    fp_angle,
                    float(pad_at.atoms[1].text),
                    float(pad_at.atoms[2].text),
                )
                connection_points.append((round(px, 3), round(py, 3)))

        # Via positions
        for item in root.lists:
            if item.head == "via":
                at = item.find("at")
                connection_points.append(
                    (round(float(at.atoms[1].text), 3), round(float(at.atoms[2].text), 3))
                )

        # Trace endpoints (each segment contributes both start and end)
        segments = [c for c in root.lists if c.head == "segment"]
        for seg in segments:
            s, e = _seg_ends(seg)
            connection_points.append(s)
            connection_points.append(e)

        # ponytail: O(segments x points) scan per iteration, no spatial index;
        # fine at hand-routed scale, index it if boards with thousands of
        # segments ever route through here.
        dangling = []
        for seg in segments:
            start, end = _seg_ends(seg)

            # Count connections at each endpoint (minus the segment's own).
            start_connections = (
                sum(
                    1
                    for pt in connection_points
                    if abs(pt[0] - start[0]) < tolerance and abs(pt[1] - start[1]) < tolerance
                )
                - 1
            )
            end_connections = (
                sum(
                    1
                    for pt in connection_points
                    if abs(pt[0] - end[0]) < tolerance and abs(pt[1] - end[1]) < tolerance
                )
                - 1
            )

            if start_connections < 1 or end_connections < 1:
                dangling.append(seg)

        if not dangling:
            break

        for seg in dangling:
            root.remove_child(seg)
        total_removed += len(dangling)
        iterations += 1

    if total_removed > 0:
        _atomic_write(key, _cst.serialize(tree))

    return DanglingTracksResult(tracks_removed=total_removed, iterations=iterations)


# ---------------------------------------------------------------------------
# Zone fill: pcbnew computes, the CST writes
# ---------------------------------------------------------------------------

#: KiCad packs (xy ...) runs up to this column before wrapping. Matches
#: io_utils.cpp's xySpecialCaseColumnLimit and its own shipped boards.
_XY_COLUMN_LIMIT = 99


def _mm(nm: int) -> str:
    """Nanometres to the millimetre string KiCad writes.

    Trailing zeros are stripped. Measured across 4000 coordinates of KiCad's own
    ecc83-pp: it emits 1 to 6 decimal places and never a padded six.
    """
    text = ("%.6f" % (nm / 1e6)).rstrip("0").rstrip(".")
    return text or "0"


def _filled_polygon_bytes(layer: str, outline: list) -> bytes:
    """One (filled_polygon ...) node in KiCad's own shape.

    Harvested rather than invented, per the rule in CLAUDE.md. Measured on the
    shipped demos: one node per outline per layer (a zone on interf_u carries
    23, all on B.Cu), a single (pts ...) child, and (xy ...) tokens packed to a
    column limit rather than one per line.
    """
    indent = b"\t\t\t\t"
    head = b'\n\t\t(filled_polygon\n\t\t\t(layer "' + layer.encode() + b'")\n\t\t\t(pts'
    lines: list[bytes] = []
    cur = indent
    for x, y in outline:
        tok = ("(xy %s %s)" % (_mm(x), _mm(y))).encode()
        if cur != indent and len(cur) + 1 + len(tok) > _XY_COLUMN_LIMIT:
            lines.append(cur)
            cur = indent + tok
        else:
            cur = cur + (b" " if cur != indent else b"") + tok
    lines.append(cur)
    return head + b"\n" + b"\n".join(lines) + b"\n\t\t\t)\n\t\t)"


def _splice_fills(root, dumps: list[dict]) -> int:
    """Replace each zone's computed fill with *dumps*. Returns zones touched.

    Replacement, not insertion: a zone filled before carries filled_polygon
    children from last time, and appending would double its copper. Keyed on the
    zone uuid, which survives the round trip (measured on both CI majors: 1 of 1
    on every board carrying a zone).
    """
    by_uuid: dict[str, list[dict]] = {}
    for d in dumps:
        by_uuid.setdefault(d["uuid"], []).append(d)
    touched = 0
    for zone in root.find_all("zone"):
        uuid_node = zone.find("uuid")
        if uuid_node is None:
            continue
        entries = by_uuid.get(uuid_node.atoms[1].text)
        if entries is None:
            continue
        for stale in zone.find_all("filled_polygon"):
            zone.remove_child(stale)
        for entry in entries:
            for outline in entry["outlines"]:
                if len(outline) < 3:
                    continue
                node = _cst.parse(_filled_polygon_bytes(entry["layer"], outline)).lists[0]
                zone.append_child(node, b"\n\t\t")
        touched += 1
    return touched


#: Runs inside KiCad's own interpreter. Fills in memory and prints the result;
#: it never calls SaveBoard, which is the entire point. pcbnew computes, and the
#: byte-preserving substrate writes.
_FILL_DUMP = (
    "import json, pcbnew\n"
    "b = pcbnew.LoadBoard({path!r})\n"
    "zones = b.Zones()\n"
    "pcbnew.ZONE_FILLER(b).Fill(zones)\n"
    "out = []\n"
    "for z in zones:\n"
    "    if z.GetIsRuleArea():\n"
    "        continue\n"
    "    for lay in z.GetLayerSet().Seq():\n"
    # HasFilledPolysForLayer first: GetFilledPolysList asserts and kills the
    # process on a layer it holds no fill for. Measured on the KiCad 10 runner.
    "        if not z.HasFilledPolysForLayer(lay):\n"
    "            continue\n"
    "        ps = z.GetFilledPolysList(lay)\n"
    "        outlines = []\n"
    "        for i in range(ps.OutlineCount()):\n"
    "            o = ps.Outline(i)\n"
    "            outlines.append([[o.CPoint(k).x, o.CPoint(k).y] for k in range(o.PointCount())])\n"
    "        out.append({{'uuid': z.m_Uuid.AsString(), 'layer': b.GetLayerName(lay),\n"
    "                    'outlines': outlines}})\n"
    "print('FILLDUMP' + json.dumps(out))\n"
)


# ---------------------------------------------------------------------------
# Netlist import, CST-native (docs/adr-cst-substrate.md)
# ---------------------------------------------------------------------------


def _fp_by_reference(root) -> dict:
    """Reference -> footprint node, for every footprint on the board."""
    return {_fp_prop_cst(fp, "Reference"): fp for fp in root.find_all("footprint")}


def _set_fp_property(fp, key: str, value: str) -> bool:
    """Set a footprint property, reporting whether it actually changed."""
    for prop in fp.find_all("property"):
        if prop.atoms[1].text == key:
            if prop.atoms[2].text == value:
                return False
            prop.atoms[2].set_text(value)
            return True
    return False


def _set_fp_path(fp, path: str) -> None:
    """The KIID path that links a board footprint to its schematic symbol.

    Replaced rather than appended, because a swapped footprint carries the old
    one. GUI linkage only, so a board without it is still correct.
    """
    if not path:
        return
    node = _cst.parse(f'(path "{path}")'.encode()).lists[0]
    existing = fp.find("path")
    if existing is not None:
        node.sep = existing.sep
        fp.children[fp.children.index(existing)] = node
        return
    at = fp.find("at")
    fp.insert_after(at, node)


def _pad_net_bytes(root, number: int, name: str) -> bytes:
    """A (net ...) child in this board's own dialect.

    ADR-2 guardrail 5, and the one place a mistake is silent rather than loud:
    a numeric reference in a KiCad 10 board is accepted and rebound by load
    order, measured landing (net 2) on GND with no error at all.
    """
    if _board_version(root) <= _NUMERIC_NET_VERSION_MAX:
        escaped = name.replace("\\", "\\\\").replace('"', '\\"')
        return f'(net {number} "{escaped}")'.encode()
    escaped = name.replace("\\", "\\\\").replace('"', '\\"')
    return f'(net "{escaped}")'.encode()


def _bind_pad_net(root, pad, number: int, name: str) -> None:
    """Put *pad* on a net, inserting the child when it has none.

    _set_item_net mutates an existing (net ...) atom, which every track and via
    already has. A pad copied out of a .kicad_mod has no net child at all, so
    this inserts one, after (layers ...) where KiCad writes it.
    """
    node = _cst.parse(_pad_net_bytes(root, number, name)).lists[0]
    existing = pad.find("net")
    if existing is not None:
        node.sep = existing.sep
        pad.children[pad.children.index(existing)] = node
        return
    anchor = pad.find("layers") or pad.find("drill") or pad.find("size")
    if anchor is not None:
        pad.insert_after(anchor, node)
    else:
        pad.append_child(node, b"\n\t\t\t")


def _clear_pad_net(pad) -> None:
    for net in pad.find_all("net"):
        pad.remove_child(net)


def _ensure_net_rows(root, names: list[str]) -> int:
    """Declare any missing nets, returning how many were added.

    KiCad 9 format boards carry a (net N "NAME") table at the root and numbers
    are assigned from it. KiCad 10 dropped the table entirely: nets exist only
    as name references on the items that use them, so there is nothing to
    declare and this reports zero rather than inventing a number.
    """
    if _board_version(root) > _NUMERIC_NET_VERSION_MAX:
        return 0
    table = _net_table(root)
    have = {name for _, name in table}
    nxt = max((num for num, _ in table), default=0) + 1
    added = 0
    rows = [c for c in root.find_all("net") if len(c.atoms) > 1]
    anchor = rows[-1] if rows else None
    for name in names:
        if name in have:
            continue
        escaped = name.replace("\\", "\\\\").replace('"', '\\"')
        node = _cst.parse(f'(net {nxt} "{escaped}")'.encode()).lists[0]
        if anchor is not None:
            root.insert_after(anchor, node)
        else:
            _splice_after(root, node, ("general", "paper", "layers", "setup"), _PCB_TAIL_HEADS)
        anchor = node
        have.add(name)
        nxt += 1
        added += 1
    return added


def _prune_net_rows(root, used: set) -> int:
    """Drop declared nets nothing references. KiCad 9 dialect only."""
    if _board_version(root) > _NUMERIC_NET_VERSION_MAX:
        return 0
    removed = 0
    for row in [c for c in root.find_all("net") if len(c.atoms) > 2]:
        number, name = int(row.atoms[1].text), row.atoms[2].text
        if number == 0 or name in used:
            continue
        root.remove_child(row)
        removed += 1
    return removed


def _fp_anchor(root) -> tuple[float, float]:
    """Where the cluster of newly added footprints starts.

    Below everything already placed, +Y being down. pcbnew computed this from a
    bounding box that includes graphics and courtyards; a CST scan sees
    footprint origins only, so new parts land in a slightly different spot than
    the subprocess put them. The tool promises a grid cluster and not a
    coordinate, and nothing downstream reads it.
    """
    ys = []
    xs = []
    for fp in root.find_all("footprint"):
        at = fp.find("at")
        if at is not None and len(at.atoms) > 2:
            xs.append(float(at.atoms[1].text))
            ys.append(float(at.atoms[2].text))
    if not xs:
        return 25.4, 25.4
    return min(xs), max(ys) + 10.0


def _apply_netlist_cst(
    netlist_path: str,
    pcb_path: str,
    lib_dirs: list[str],
    delete_stale: bool = False,
    lib_tables: tuple[dict, dict] | None = None,
) -> dict:
    """Apply a parsed netlist to a board through the substrate. Returns a summary.

    lib_tables is the (project, global) pair from _fp_lib_tables; a nickname is
    looked up in the project table, then in lib_dirs, then in the global table.

    Replaces _netlist_import.apply(), which was the last pcbnew.SaveBoard
    writing a user's own board. What that cost is measured in
    docs/adr-cst-substrate.md: coincident PCB_SHAPEs de-duplicated at save on
    both majors, every fp_text carrying (hide yes) destroyed at load on KiCad 9,
    the format stamp raised in place, and on Windows every line ending rewritten
    even on a no-op round trip.

    Structure follows apply() pass for pass, so the two can be diffed: match by
    reference, add or swap, declare nets, rebind pads, orphan what left the
    schematic, report or remove stale footprints, prune the table.
    """
    components, nets = _parse_netlist(netlist_path)
    summary = _new_summary()
    project_table, global_table = lib_tables or ({}, {})

    # A symbol with "On board" unticked is not on this board, which is what
    # KiCad's own update does with it: never placed, and a footprint it left
    # behind is as stale as one whose symbol was deleted. Its pins still appear
    # in the netlist's nets, so the pad pass skips them without a warning.
    excluded = {c["ref"] for c in components if c.get("exclude_from_board")}
    summary["excluded_from_board"] = sorted(excluded)
    components = [c for c in components if c["ref"] not in excluded]

    if not Path(pcb_path).is_file():
        _atomic_write(pcb_path, _EMPTY_PCB_TPL)
    tree, root, key = _open_pcb_cst(pcb_path)
    _BOARD_CACHE.pop(key, None)

    ax, ay = _fp_anchor(root)
    by_ref = _fp_by_reference(root)
    netlist_refs = {c["ref"] for c in components}

    # --- Components, matched by reference (sorted: deterministic layout) ---
    k = 0
    for comp in sorted(components, key=lambda c: c["ref"]):
        ref, value, fpid = comp["ref"], comp["value"], comp["footprint"]
        existing = by_ref.get(ref)

        if existing is not None and (not fpid or existing.atoms[1].text == fpid):
            if _set_fp_property(existing, "Value", value):
                summary["value_updated"].append(ref)
            _set_fp_path(existing, comp["path"])
            if _sync_fp_from_component(existing, comp):
                summary["fields_updated"].append(ref)
            continue

        if ":" not in fpid:
            summary["skipped"].append({"ref": ref, "reason": "no_footprint_assigned"})
            continue
        lib, name = fpid.split(":", 1)
        pretty = project_table.get(lib) or _resolve_pretty(lib, lib_dirs) or global_table.get(lib)
        if pretty is None:
            summary["skipped"].append({"ref": ref, "reason": f"footprint_lib_not_found:{lib}"})
            continue
        node = _copy_lib_footprint_cst(pretty, name, fpid)
        if node is None:
            summary["skipped"].append({"ref": ref, "reason": f"footprint_not_found:{fpid}"})
            continue

        _set_fp_property(node, "Reference", ref)
        _set_fp_property(node, "Value", value)
        _set_fp_path(node, comp["path"])

        if existing is None:
            x, y = _grid_slot(k, ax, ay, 10.0)
            k += 1
            _fill_at(node, x, y, 0)
            _sync_fp_from_component(node, comp)
            _splice_after(root, node, ("footprint",), _PCB_TAIL_HEADS)
            by_ref[ref] = node
            summary["added"].append(ref)
        else:
            # Swap in place. Position, orientation, side and lock are the user's
            # work, not the schematic's, so the new body inherits all four.
            at = existing.find("at")
            x = float(at.atoms[1].text)
            y = float(at.atoms[2].text)
            rot = float(at.atoms[3].text) if len(at.atoms) > 3 else 0.0
            was_back = _fp_layer(existing).startswith("B.")
            locked = existing.find("locked")
            _fill_at(node, x, y, rot)
            _place_pads_at_rotation(node, rot)
            if was_back:
                # Flip, never SetLayer: the layer atom alone leaves pads, text
                # and courtyard on the front. _flip_footprint_cst is the same
                # transform move_footprint uses, measured on CI.
                _flip_footprint_cst(node)
            if locked is not None:
                node.insert_after(node.find("at"), locked.copy())
            # After placement and the flip, so a new field takes the final
            # side and cancels the final rotation.
            _sync_fp_from_component(node, comp)
            root.children[root.children.index(existing)] = node
            node.sep = existing.sep
            by_ref[ref] = node
            summary["fpid_changed"].append(ref)

    # --- Nets: declare-only, so existing numbers never move under live tracks ---
    summary["nets_added"] = _ensure_net_rows(root, [n["name"] for n in nets])
    numbers = {name: num for num, name in _net_table(root)}

    # --- Pads: clear then rebind, scoped to netlist-matched footprints, so
    # board-only footprints (mounting holes and the like) are never touched ---
    for ref in netlist_refs:
        fp = by_ref.get(ref)
        if fp is not None:
            for pad in fp.find_all("pad"):
                _clear_pad_net(pad)
    for net in nets:
        name = net["name"]
        number = numbers.get(name, 0)
        for ref, pin in net["nodes"]:
            if ref in excluded:
                continue
            fp = by_ref.get(ref)
            if fp is None:
                summary["warnings"].append(f"net {name}: {ref}.{pin} not on board")
                continue
            hit = False
            for pad in fp.find_all("pad"):
                if pad.atoms[1].text == pin:
                    _bind_pad_net(root, pad, number, name)
                    hit = True
            if hit:
                summary["pads_bound"] += 1
            else:
                summary["warnings"].append(f"{ref}: pad {pin} not on footprint (net {name})")

    # --- Items on nets whose name left the schematic go back to net 0 ---
    live = {n["name"] for n in nets}
    for item in root.lists:
        if item.head not in ("segment", "arc", "via", "zone"):
            continue
        net_node = item.find("net_name") or item.find("net")
        if net_node is None or len(net_node.atoms) < 2:
            continue
        name = _net_name_of(root, item)
        if not name or name in live:
            continue
        _set_item_net(item, root, 0)
        summary["orphaned_zones" if item.head == "zone" else "orphaned_tracks"] += 1

    # --- Stale footprints: always reported, removed only on request ---
    for fp in list(root.find_all("footprint")):
        ref = _fp_prop_cst(fp, "Reference")
        if ref in netlist_refs:
            continue
        summary["stale_footprints"].append(ref)
        if delete_stale and fp.find("locked") is None:
            root.remove_child(fp)
            by_ref.pop(ref, None)
            summary["stale_removed"].append(ref)

    # --- Prune declared nets nothing references any more ---
    used = {live_name for live_name in live if live_name}
    for item in root.lists:
        if item.head == "footprint":
            for pad in item.find_all("pad"):
                used.add(_net_name_of(root, pad))
        elif item.head in ("segment", "arc", "via", "zone"):
            used.add(_net_name_of(root, item))
    summary["nets_removed"] = _prune_net_rows(root, used)

    if summary["skipped"]:
        summary["status"] = "incomplete"

    _atomic_write(key, _cst.serialize(tree))
    return summary


# ---------------------------------------------------------------------------
# CLI analysis tools (1)
# ---------------------------------------------------------------------------

_NO_COPPER = "They contribute no copper to this output."


def _unfilled_zone_note(pcb_path: str, consequence: str = _NO_COPPER) -> str | None:
    """Advisory when copper zones carry no computed fill, else None.

    A zone stores its outline and its copper separately: the (polygon ...) child
    is the boundary someone drew, the (filled_polygon ...) children are what
    pcbnew's filler produced, and only the second plots. kicad-cli plots what is
    stored and never refills, so an unfilled zone ships nothing at all, quietly.
    Measured on KiCad's own ecc83-pp: the F.Cu gerber is 54,448 bytes with the
    fills and 6,378 without, at exit 0 with empty stderr. KiCad's GUI warns about
    stale fills; the CLI does not, and neither did we.

    Keyed on filled_polygon presence and nothing else. The (fill yes ...) flag
    is deliberately not consulted: it means "pour enabled", not "poured", and the
    question here is only whether copper will appear in the output.

    Advisory, so it never becomes a failure mode of its own: an unparseable board
    answers None and the export's own error stays the authority.
    """
    try:
        _, root, _ = _open_pcb_cst(pcb_path)
    except ToolError:
        return None
    # find_all is direct children, so footprint-level keepouts are already out of
    # scope; board-level rule areas are skipped explicitly.
    unfilled = sum(
        1
        for z in root.find_all("zone")
        if z.find("keepout") is None and not z.find_all("filled_polygon")
    )
    if not unfilled:
        return None
    plural = "s have" if unfilled > 1 else " has"
    return f"{unfilled} copper zone{plural} no computed fill. {consequence} Run fill_zones first."


#: KiCad 10 can refill zones in memory before it plots, and documents that it
#: does not save the board afterwards. Measured on both KiCad 10.0.5 runners
#: 2026-08-15 rather than taken from the docs: `pcb drc --refill-zones` without
#: --save-board leaves the board byte-identical, and so does
#: `pcb export gerbers --check-zones`. The control in that probe confirmed the
#: instrument could see a save at all, by running --save-board on the same board
#: and watching it gain filled_polygon. KiCad 9 has neither flag and rejects
#: both as unrecognized arguments.
_ZONE_REFILL_MIN_MAJOR = 10


def _refill_or_note(
    flag: str, pcb_path: str, consequence: str = _NO_COPPER
) -> tuple[list[str], str | None]:
    """Either the flag that fixes the output, or the note that warns about it.

    Returned together because they are mutually exclusive and quietly getting
    both wrong is easy: pass --check-zones and the zones are filled, so the note
    saying "they contribute no copper to this output" is not merely redundant,
    it is false. Emitting the argv fragment and the note from one place makes
    that unrepresentable rather than a rule to remember at six call sites.

    An unreadable CLI version means no opinion, so the note is kept and the
    behaviour is exactly what it was before the flag existed.
    """
    major = _kicad_cli_major()
    if major is not None and major >= _ZONE_REFILL_MIN_MAJOR:
        return [flag], None
    return [], _unfilled_zone_note(pcb_path, consequence)


@mcp.tool(annotations=_EXPORT)
def run_drc(pcb_path: str = PCB_PATH, output_dir: str = OUTPUT_DIR) -> DrcResult:
    """Run Design Rules Check (DRC) on a PCB.

    Returns structured report with violations.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
        output_dir: Directory for report file (default: same as PCB).
            Optional; omit to use the configured default.
    """
    _require_kicad_path(pcb_path, "board")
    out_dir = output_dir or str(Path(pcb_path).parent)
    out_path = str(Path(out_dir) / (Path(pcb_path).stem + "-drc.json"))
    # --refill-zones rather than --check-zones: pcb drc does not take the latter,
    # and the two are not spelled the same for the same job. DRC's failure mode
    # is also different from an export's, hence its own consequence sentence.
    refill, note = _refill_or_note(
        "--refill-zones",
        pcb_path,
        "DRC reads the stored fill, so it reports connectivity errors the design does not have.",
    )
    _run_cli(
        ["pcb", "drc", "--format", "json", "--severity-all", "--output", out_path]
        + refill
        + [pcb_path],
        check=False,
    )
    try:
        with open(out_path, encoding="utf-8") as f:
            report = json.load(f)
    except FileNotFoundError:
        raise ToolError("DRC failed to produce output file")
    violations = report.get("violations", [])
    unconnected = report.get("unconnected_items", [])
    return DrcResult(
        source=report.get("source", ""),
        kicad_version=report.get("kicad_version", ""),
        violation_count=len(violations),
        violations=violations,
        unconnected_count=len(unconnected),
        unconnected_items=unconnected,
        note=note,
    )


# ---------------------------------------------------------------------------
# CLI PCB export tools
# ---------------------------------------------------------------------------


@mcp.tool(annotations=_EXPORT)
def export_pcb(
    format: Literal["pdf", "svg", "dxf"] = "pdf",
    pcb_path: str = PCB_PATH,
    output_dir: str = OUTPUT_DIR,
    layers: list[str] | None = None,
    output_units: Literal["in", "mm"] = "in",
    exclude_refdes: bool = False,
    exclude_value: bool = False,
    use_contours: bool = False,
    include_border_title: bool = False,
) -> PcbExportResult:
    """Export PCB to PDF, SVG, or DXF format.

    Args:
        format: Output format - "pdf", "svg", or "dxf"
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
        output_dir: Directory for output files. Optional; omit to use the configured default.
        layers: Optional list of layer names to include (required for DXF)
        output_units: DXF output units - "in" or "mm" (DXF only)
        exclude_refdes: Exclude reference designators (DXF only)
        exclude_value: Exclude component values (DXF only)
        use_contours: Use board outline contours (DXF only)
        include_border_title: Include border and title block (DXF only)
    """
    _require_kicad_path(pcb_path, "board")
    # Literal publishes the enum so a model picks a valid value; this check
    # still matters because Literal is only enforced by pydantic at the MCP
    # boundary, and a direct Python call sails straight past it.
    fmt = format.lower()
    if fmt not in ("pdf", "svg", "dxf"):
        raise ToolError(f"Unknown format: {format}. Use: pdf, svg, dxf")

    units = output_units.lower()
    if units not in ("in", "mm"):
        raise ToolError(f"Unknown output_units: {output_units}. Use: in, mm")

    if fmt == "dxf":
        if not layers:
            raise ToolError("layers parameter is required for DXF export")
        out_dir = output_dir or str(Path(pcb_path).parent)
        out_path = str(Path(out_dir) / (Path(pcb_path).stem + ".dxf"))
        refill, note = _refill_or_note("--check-zones", pcb_path)
        args = ["pcb", "export", "dxf", pcb_path, "-o", out_path, "-l", ",".join(layers)] + refill
        if units != "in":
            args += ["--output-units", units]
        if exclude_refdes:
            args.append("--exclude-refdes")
        if exclude_value:
            args.append("--exclude-value")
        if use_contours:
            args.append("--use-contours")
        if include_border_title:
            args.append("--include-border-title")
        result = _run_cli(args, check=False)
        if result.returncode != 0:
            raise ToolError(result.stderr.strip())
        meta = _file_meta(out_path)
        return PcbExportResult(
            path=meta["path"],
            size_bytes=meta["size_bytes"],
            format="dxf",
            layers=layers,
            note=note,
        )

    # PDF / SVG path
    out_dir = output_dir or str(Path(pcb_path).parent)
    ext = ".pdf" if fmt == "pdf" else ".svg"
    out_path = str(Path(out_dir) / (Path(pcb_path).stem + ext))
    if fmt == "pdf":
        layer_list = layers or ["F.Cu", "B.Cu"]
    else:
        layer_list = layers or ["F.Cu"]
    refill, note = _refill_or_note("--check-zones", pcb_path)
    _run_cli(
        ["pcb", "export", fmt, "--layers", ",".join(layer_list), "--output", out_path]
        + refill
        + [pcb_path]
    )
    meta = _file_meta(out_path)
    return PcbExportResult(
        path=meta["path"],
        size_bytes=meta["size_bytes"],
        format=fmt,
        layers=layer_list,
        note=note,
    )


@mcp.tool(annotations=_EXPORT)
def export_gerbers(
    pcb_path: str = PCB_PATH,
    output_dir: str = OUTPUT_DIR,
    include_drill: bool = True,
    layers: list[str] | None = None,
) -> GerberExportResult:
    """Export Gerber files for manufacturing.

    When layers contains exactly one layer, exports a single Gerber file: path
    names it, and size_bytes and layer are filled. Otherwise exports all layers
    (or the specified subset) plus optional drill files, and path names the
    output directory. files and count are filled either way.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
        output_dir: Output directory for gerber files. Optional; omit to use the configured default.
        include_drill: Also export drill files (default: True, ignored in single-layer mode)
        layers: Optional list of layer names. Single layer = single file output.
    """
    _require_kicad_path(pcb_path, "board")
    # Single-layer mode: one file, like the old export_gerber
    if layers and len(layers) == 1:
        layer = layers[0].strip()
        if not layer:
            raise ToolError("At least one layer must be specified")
        out_dir = output_dir or str(Path(pcb_path).parent)
        _ensure_dir(out_dir)
        out_path = str(Path(out_dir) / f"{Path(pcb_path).stem}-{layer.replace('.', '_')}.gbr")
        # KiCad 10 removed `pcb export gerber` (#8), so plot with the plural
        # into a scratch dir. The plural exits 0 on a bad layer name and always
        # writes a .gbrjob sidecar, so success is "exactly one .gbr", not
        # "exit 0"; globbing rather than predicting the name also survives
        # user-renamed layers. The scratch dir sits inside out_dir so
        # os.replace never crosses filesystems.
        refill, note = _refill_or_note("--check-zones", pcb_path)
        with tempfile.TemporaryDirectory(dir=out_dir) as tmp_dir:
            result = _run_cli(
                ["pcb", "export", "gerbers", "--layers", layer, "--no-protel-ext"]
                + refill
                + ["--output", tmp_dir, pcb_path]
            )
            produced = list(Path(tmp_dir).glob("*.gbr"))
            if len(produced) != 1:
                detail = (result.stdout + result.stderr).strip() or "no output"
                raise ToolError(
                    f"Expected one gerber for layer {layer!r}, got {len(produced)}: {detail}"
                )
            os.replace(produced[0], out_path)
        meta = _file_meta(out_path)
        return GerberExportResult(
            path=meta["path"],
            format="gerber",
            files=[Path(meta["path"]).name],
            count=1,
            size_bytes=meta["size_bytes"],
            layer=layer,
            note=note,
        )

    # Multi-layer mode: directory of files
    out = output_dir or str(Path(pcb_path).parent / "gerbers")
    _ensure_dir(out)
    refill, note = _refill_or_note("--check-zones", pcb_path)
    cmd = ["pcb", "export", "gerbers"]
    if layers:
        cmd += ["--layers", ",".join(layers)]
    cmd += refill + ["--output", out, pcb_path]
    _run_cli(cmd)
    files = sorted(Path(out).glob("*"))
    drill_file_names: list[str] = []
    if include_drill:
        # No refill flag here: pcb export drill does not take one, and drilling
        # does not read zone copper anyway.
        _run_cli(["pcb", "export", "drill", "--output", out, pcb_path])
        drill_files = sorted(Path(out).glob("*.drl")) + sorted(Path(out).glob("*.DRL"))
        drill_file_names = [f.name for f in drill_files]
    return GerberExportResult(
        path=out,
        format="gerber",
        files=[f.name for f in files],
        count=len(files),
        drill_files=drill_file_names,
        drill_count=len(drill_file_names),
        note=note,
    )


@mcp.tool(annotations=_EXPORT)
def export_3d(
    format: Literal["step", "stl", "glb", "render"] = "step",
    pcb_path: str = PCB_PATH,
    output_dir: str = OUTPUT_DIR,
    width: int = 1600,
    height: int = 900,
    side: str = "top",
    quality: str = "basic",
) -> Model3dExportResult:
    """Export PCB 3D model or render 3D view to image.

    `render` fills width, height and side; the mesh formats leave them unset.

    Args:
        format: Output format - "step", "stl", "glb", or "render" (PNG image)
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
        output_dir: Output directory. Optional; omit to use the configured default.
        width: Image width in pixels (render only)
        height: Image height in pixels (render only)
        side: View side: top, bottom, left, right, front, back (render only)
        quality: Render quality: basic, high (render only)
    """
    _require_kicad_path(pcb_path, "board")
    # See export_pcb: the enum is for the model, this is for direct callers.
    fmt = format.lower()
    if fmt not in ("step", "stl", "glb", "render"):
        raise ToolError(f"Unknown format: {format}. Use: step, stl, glb, render")

    if fmt == "render":
        out_dir = output_dir or str(Path(pcb_path).parent)
        out_path = str(Path(out_dir) / (Path(pcb_path).stem + f"-3d-{side}.png"))
        _run_cli(
            [
                "pcb",
                "render",
                "--width",
                str(width),
                "--height",
                str(height),
                "--side",
                side,
                "--quality",
                quality,
                "--output",
                out_path,
                pcb_path,
            ]
        )
        meta = _file_meta(out_path)
        return Model3dExportResult(
            path=meta["path"],
            size_bytes=meta["size_bytes"],
            format="png",
            width=width,
            height=height,
            side=side,
        )

    # STEP / STL / GLB path
    out_dir = output_dir or str(Path(pcb_path).parent)
    out_path = str(Path(out_dir) / (Path(pcb_path).stem + f".{fmt}"))
    _run_cli(["pcb", "export", fmt, "--output", out_path, pcb_path])
    meta = _file_meta(out_path)
    return Model3dExportResult(path=meta["path"], size_bytes=meta["size_bytes"], format=fmt)


@mcp.tool(annotations=_EXPORT)
def export_positions(
    pcb_path: str = PCB_PATH, output_dir: str = OUTPUT_DIR
) -> PositionExportResult:
    """Export component position file (pick and place).

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
        output_dir: Output directory. Optional; omit to use the configured default.
    """
    _require_kicad_path(pcb_path, "board")
    out_dir = output_dir or str(Path(pcb_path).parent)
    out_path = str(Path(out_dir) / (Path(pcb_path).stem + "-pos.csv"))
    _run_cli(["pcb", "export", "pos", "--format", "csv", "--output", out_path, pcb_path])
    meta = _file_meta(out_path)
    with open(out_path, encoding="utf-8") as f:
        component_count = max(0, len(f.readlines()) - 1)
    return PositionExportResult(
        path=meta["path"],
        size_bytes=meta["size_bytes"],
        format="csv",
        component_count=component_count,
    )


@mcp.tool(annotations=_DESTRUCTIVE)
def export_ipc2581(
    pcb_path: str = PCB_PATH,
    output: str = "",
    precision: int = 3,
    compress: bool = False,
    version: str = "C",
    units: str = "mm",
) -> ExportResult:
    """Export PCB in IPC-2581 format for manufacturing data exchange.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
        output: Output file path
        precision: Numeric precision (default: 3)
        compress: Compress output file
        version: IPC-2581 version (default: "C")
        units: Output units - "mm" or "in"
    """
    _require_kicad_path(pcb_path, "board")
    out = output or str(Path(OUTPUT_DIR) / (Path(pcb_path).stem + ".xml"))
    args = ["pcb", "export", "ipc2581", pcb_path, "-o", out]
    if precision != 3:
        args += ["--precision", str(precision)]
    if compress:
        args.append("--compress")
    if version != "C":
        args += ["--version", version]
    if units != "mm":
        args += ["--units", units]
    result = _run_cli(args, check=False)
    if result.returncode != 0:
        raise ToolError(result.stderr.strip())
    meta = _file_meta(out)
    return ExportResult(
        path=meta["path"],
        size_bytes=meta["size_bytes"],
        format="ipc2581",
        # The one export that keeps the note on every KiCad: --check-zones is
        # not offered on ipc2581, only on dxf, gerbers, pdf, ps and svg.
        note=_unfilled_zone_note(pcb_path),
    )


# ---------------------------------------------------------------------------
# Autoroute internals (CST; the DSN/SES round trip itself lives in
# _freerouting.py and rides pcbnew and Java)
# ---------------------------------------------------------------------------


def _trace_counts(pcb_path: str) -> tuple[int, int, int]:
    """(segments, vias, format version) for the board at *pcb_path*.

    Segments and vias are counted as top-level heads. Arcs stay out of both
    counts, which is what the retired kiutils count did: its Arc is a class
    of its own, not a Segment subclass. Parsed fresh rather than through
    _open_pcb_cst, because the routed file this runs on is written between
    the two calls.
    """
    root = _cst.parse(_read_kicad_bytes(pcb_path, "board")).lists[0]
    heads = [c.head for c in root.lists]
    return heads.count("segment"), heads.count("via"), _board_version(root)


_HATCH_TPL = _cst.parse(b"(hatch edge 0.5)").lists[0]
_ZONE_NET_TPLS = _cst.parse(b'(net 0)\n(net_name "")').lists
_UUID_TPL = _cst.parse(b'(uuid "x")').lists[0]


def _replace_child(node, new) -> None:
    """Swap *node*'s child named like *new* for *new*, splicing it in if absent."""
    old = node.find(new.head)
    if old is None:
        node.insert_after(node.atoms[0], new, sep=b" ")
        return
    new.sep = old.sep
    node.children[node.children.index(old)] = new


def _set_promoted_zone_net(zone, root) -> None:
    """Net tokens on a promoted keepout, per the measured board dialects.

    Numeric (net 0) with an empty net_name at or below the KiCad 9 format;
    no net tokens at all above it, which is the KiCad 10 rule-area shape
    add_keepout_zone emits (ADR-2 guardrail 5).
    """
    for head in ("net", "net_name"):
        stale = zone.find(head)
        if stale is not None:
            zone.remove_child(stale)
    if _board_version(root) > _NUMERIC_NET_VERSION_MAX:
        return
    anchor = zone.atoms[0]
    for tpl in _ZONE_NET_TPLS:
        node = tpl.copy()
        zone.insert_after(anchor, node, sep=b" ")
        anchor = node


def _promote_footprint_keepouts(pcb_path: str, output_path: str) -> int:
    """Promote footprint-level keepout zones to board level in a copy.

    pcbnew's ExportSpecctraDSN does not export keepout zones defined inside
    a footprint, so the autorouter would never see them. This parses
    *pcb_path*, appends one board-level zone per footprint keepout zone with
    every polygon's points transformed into board coordinates, and writes the
    result to *output_path*. The source board is never modified.

    A zone's polygons stay together. KiCad's zone parser makes the first one
    the outline and every later one a hole in it, so promoting each polygon as
    a zone of its own turned a cutout into a keepout over exactly the area it
    was cut out to free. A zone with no polygon at all is skipped.

    Returns the number of zones promoted. At zero, *output_path* is not
    written and the caller feeds the original board to the DSN export.
    """
    tree = _cst.parse(_read_kicad_bytes(pcb_path, "board"))
    root = tree.lists[0]
    count = 0

    for fp in root.find_all("footprint"):
        at = fp.find("at")
        if at is None:
            continue
        fp_x, fp_y = _xy(at)
        fp_angle = float(at.atoms[3].text) if len(at.atoms) > 3 else 0

        for source_zone in fp.find_all("zone"):
            if source_zone.find("keepout") is None or source_zone.find("polygon") is None:
                continue
            zone = source_zone.copy()
            for polygon in zone.find_all("polygon"):
                for xy in polygon.find("pts").find_all("xy"):
                    bx, by = _transform_local_to_board(fp_x, fp_y, fp_angle, *_xy(xy))
                    xy.atoms[1].set_text(_num(round(bx, 6)))
                    xy.atoms[2].set_text(_num(round(by, 6)))
            _replace_child(zone, _HATCH_TPL.copy())
            fresh_uuid = _UUID_TPL.copy()
            fresh_uuid.atoms[1].set_text(_gen_uuid())
            _replace_child(zone, fresh_uuid)
            _set_promoted_zone_net(zone, root)
            _splice_pcb_zone(root, zone)
            count += 1

    if count > 0:
        try:
            _atomic_write(output_path, _cst.serialize(tree))
        except OSError as e:
            raise ToolError(f"Failed to prepare PCB for autorouting: {e}") from e
    return count


_FP_TEXT_DISPLACEMENT_THRESHOLD_MM = 5.0
"""Maximum distance (mm) a footprint text may sit from the footprint origin
before it counts as displaced and is reset. Footprint text positions are
stored relative to their parent footprint, so (0, 0) means centered on it."""

_FP_TEXT_DEFAULT_OFFSETS: dict[str, tuple[float, float]] = {
    "reference": (0, -1.5),
    "value": (0, 1.5),
}
"""Default (X, Y) offsets for well-known text types, relative to the footprint
origin.  Any displaced text type not listed here is reset to (0, 0)."""


def _fix_displaced_fp_text(pcb_path: str) -> int:
    """Reset footprint text fields displaced by the Freerouting round trip.

    After the DSN->SES round trip, footprint texts (Reference, Value, etc.)
    can come back scrambled far from their footprint. Every text further
    from the origin than ``_FP_TEXT_DISPLACEMENT_THRESHOLD_MM`` is reset to
    its type's default offset, keeping any rotation atom it carries.

    Both node shapes are covered: ``(fp_text <type> ...)`` and the
    ``(property "Reference"/"Value" ...)`` fields pcbnew 7 and newer write
    for those two. The retired kiutils twin saw only FpText graphic items,
    so on a board pcbnew itself had written it reached user texts and
    nothing else.

    Returns the number of texts reset; the file is rewritten only when that
    count is non-zero.
    """
    tree = _cst.parse(_read_kicad_bytes(pcb_path, "board"))
    fixed = 0
    for fp in tree.lists[0].find_all("footprint"):
        for text in fp.find_all("fp_text") + fp.find_all("property"):
            at = text.find("at")
            if at is None:
                continue  # e.g. the bare (property "Reference" "R1") kiutils writes
            if math.hypot(*_xy(at)) <= _FP_TEXT_DISPLACEMENT_THRESHOLD_MM:
                continue
            kind = text.atoms[1].text.lower()
            _fill_at(text, *_FP_TEXT_DEFAULT_OFFSETS.get(kind, (0, 0)))
            fixed += 1
    if fixed > 0:
        _atomic_write(pcb_path, _cst.serialize(tree))
    return fixed


# autoroute_pcb fits no preset, so it carries its own hints.
#
# openWorldHint is true because _ensure_jar reaches api.github.com for the
# latest Freerouting release, downloads that JAR, and then runs it. A client
# using the hint to decide whether a tool may run offline or without egress
# approval has to be told the truth about that.
#
# destructiveHint and idempotentHint are deliberately left unset rather than
# asserted. The spec defaults are true and false respectively, which are both
# the accurate readings here: the tool rewrites <stem>_routed.kicad_pcb and a
# _routed-drc.json beside it, and Freerouting is a heuristic router steered by
# max_passes and num_threads, so two runs with the same arguments need not
# agree. An unset hint beats a wrongly asserted one.
_AUTOROUTE = ToolAnnotations(read_only_hint=False, open_world_hint=True)


@mcp.tool(annotations=_AUTOROUTE)
def autoroute_pcb(
    pcb_path: str = PCB_PATH,
    max_passes: int = 20,
    num_threads: int = 1,
    timeout: int = 600,
    output_dir: str = OUTPUT_DIR,
) -> AutorouteResult:
    """Autoroute PCB traces using the Freerouting autorouter.

    Exports the board to Specctra DSN format, runs Freerouting for automated
    trace routing, and imports the results into a new PCB file. The original
    board is never modified.

    Requires Java 17+ and KiCad's pcbnew Python bindings, whose major version
    has to match the board's format era. On first run, the Freerouting JAR is
    auto-downloaded (~20MB).

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
        max_passes: Maximum autorouter optimization passes
        num_threads: Thread count for routing. Defaults to 1 because
            freerouting prints "Multi-threaded route optimization is broken
            and it is known to generate clearance violations" on every run.
            Raise it only if you are willing to DRC the result carefully.
        timeout: Max seconds to wait for routing (default: 600)
        output_dir: Directory for output files (default: same as PCB).
            Optional; omit to use the configured default.
    """
    _require_kicad_path(pcb_path, "board")
    # Resolve to absolute path for subprocess calls
    pcb_path = str(Path(pcb_path).resolve())

    # Pre-flight: the JAR first, because it is what says which Java it needs.
    # The reverse order asserted a constant 17 while _download_jar fetches
    # whatever release is current, and the current one needs 25.
    jar_path, jar_err = _ensure_jar()
    if jar_err or not jar_path:
        raise ToolError(
            jar_err
            or "Freerouting JAR not found. Set FREEROUTING_JAR to a local"
            " freerouting.jar, or allow the automatic download."
        )

    # Pre-flight: a Java new enough for that JAR specifically. Looked up once,
    # here, and the same path goes to the router, so the java that was checked
    # is the java that runs.
    java = _find_on_path("java")
    java_err = _check_java(jar_path, java=java)
    if java_err or not java:
        raise ToolError(java_err or "Java runtime not found.")

    # Count existing traces/vias for before/after comparison
    traces_before, vias_before, board_version = _trace_counts(pcb_path)

    # Pre-flight: the pcbnew era has to match the board's. The DSN export and
    # the SES import both ride pcbnew, and _NUMERIC_NET_VERSION_MAX is the
    # highest KiCad 9 board format, so anything above it needs a pcbnew 10.
    warnings: list[str] = []
    needs10 = board_version > _NUMERIC_NET_VERSION_MAX
    major = _pcbnew_major()
    if major is not None and needs10 and major < 10:
        raise ToolError(
            f"This board is in the KiCad 10 format (version {board_version}), which "
            f"pcbnew {major} cannot load. Install KiCad 10, or point KICAD_PYTHON at "
            "the Python of a KiCad 10 install."
        )
    if major is not None and not needs10 and major >= 10:
        # pcbnew writes the routed copy through SaveBoard, which always saves
        # in the running pcbnew's format.
        warnings.append(
            f"This board is in a KiCad 9 era format (version {board_version}) but "
            f"pcbnew {major} is doing the routing, so the routed copy is written in "
            "the KiCad 10 format and may not open in KiCad 9. The original board is "
            "not touched."
        )

    out_dir = output_dir or str(Path(pcb_path).parent)
    stem = Path(pcb_path).stem
    routed_path = str(Path(out_dir) / f"{stem}_routed.kicad_pcb")

    with tempfile.TemporaryDirectory() as tmp_dir:
        dsn_path = str(Path(tmp_dir) / f"{stem}.dsn")
        ses_path = str(Path(tmp_dir) / f"{stem}.ses")

        # Step 1: Promote footprint-level keepout zones to board-level
        temp_pcb_path = str(Path(tmp_dir) / f"{stem}_keepouts.kicad_pcb")
        keepouts_promoted = _promote_footprint_keepouts(pcb_path, temp_pcb_path)
        dsn_source = temp_pcb_path if keepouts_promoted > 0 else pcb_path

        # Step 2: Export DSN
        dsn_err = _export_dsn(dsn_source, dsn_path)
        if dsn_err:
            raise ToolError(dsn_err)

        # Step 3: Run Freerouting
        route_err = _run_freerouting(
            jar_path=jar_path,
            dsn_path=dsn_path,
            ses_path=ses_path,
            max_passes=max_passes,
            num_threads=num_threads,
            timeout=timeout,
            java=java,
        )
        if route_err:
            raise ToolError(route_err)

        if not Path(ses_path).exists():
            raise ToolError("Freerouting did not produce a session file.")

        # Step 4: Import SES into new PCB
        ses_err = _import_ses(pcb_path, ses_path, routed_path)
        if ses_err:
            raise ToolError(ses_err)

    # Step 5: Fix displaced footprint text fields
    text_fields_fixed = _fix_displaced_fp_text(routed_path)

    # Count traces/vias in routed board
    traces_after, vias_after, _ = _trace_counts(routed_path)

    drc_violations: int | None = None
    drc_unconnected: int | None = None

    # Optional DRC
    try:
        drc_out = str(Path(out_dir) / f"{stem}_routed-drc.json")
        _run_cli(
            ["pcb", "drc", "--format", "json", "--severity-all", "--output", drc_out, routed_path],
            check=False,
        )
        with open(drc_out, encoding="utf-8") as f:
            drc = json.load(f)
        drc_violations = len(drc.get("violations", []))
        drc_unconnected = len(drc.get("unconnected_items", []))
    except Exception:
        pass  # DRC is optional — kicad-cli may not be available

    return AutorouteResult(
        routed_path=str(Path(routed_path).resolve()),
        traces_added=traces_after - traces_before,
        vias_added=vias_after - vias_before,
        text_fields_fixed=text_fields_fixed,
        drc_violations=drc_violations,
        drc_unconnected=drc_unconnected,
        keepouts_promoted=keepouts_promoted,
        warnings=warnings,
    )


@mcp.tool(annotations=_READ_ONLY, title="Outline bounds of a footprint placed on the board")
def get_footprint_bounds(reference: str, pcb_path: str = PCB_PATH) -> FootprintBoundsResult:
    """Get the board-coordinate bounding box of a placed footprint.

    Args:
        reference: Footprint reference designator
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    fp = _find_fp_cst(root, reference)
    at = fp.find("at")
    fp_x, fp_y = _xy(at)
    # A K10 footprint writes (at x y) with no angle atom.
    angle = float(at.atoms[3].text) if len(at.atoms) > 3 else 0
    layer = _fp_layer(fp)

    bbox = _courtyard_bbox_cst(fp)
    courtyard = None
    if bbox is not None:
        # Transform all 4 local corners to board coordinates
        local_corners = [
            (bbox["min_x"], bbox["min_y"]),
            (bbox["max_x"], bbox["min_y"]),
            (bbox["max_x"], bbox["max_y"]),
            (bbox["min_x"], bbox["max_y"]),
        ]
        board_corners = [
            _transform_local_to_board(fp_x, fp_y, angle, lx, ly) for lx, ly in local_corners
        ]
        # Recompute axis-aligned bounding box from transformed corners
        xs = [c[0] for c in board_corners]
        ys = [c[1] for c in board_corners]
        min_x, max_x = min(xs), max(xs)
        min_y, max_y = min(ys), max(ys)
        courtyard = {
            "min_x": round(min_x, 4),
            "min_y": round(min_y, 4),
            "max_x": round(max_x, 4),
            "max_y": round(max_y, 4),
            "width": round(max_x - min_x, 4),
            "height": round(max_y - min_y, 4),
        }

    return FootprintBoundsResult(
        reference=reference,
        position={"x": fp_x, "y": fp_y},
        rotation=angle,
        courtyard=courtyard,
        layer=layer,
    )


@mcp.tool(annotations=_READ_ONLY, title="Check every footprint already on the board")
def validate_board(pcb_path: str = PCB_PATH) -> BoardValidationResult:
    """Validate all footprint placements against keep-out zones and board edge.

    Args:
        pcb_path: Path to .kicad_pcb file. Optional; omit to use the configured default.
    """
    _, root, _ = _open_pcb_cst(pcb_path)
    edge_poly = _edge_polygon_cst(root)
    violations: list[dict] = []
    footprints = root.find_all("footprint")

    # ponytail: the keepout scan is rebuilt per footprint (O(footprints x zones),
    # as the kiutils version was); hoist the candidate list if a board with
    # hundreds of embedded keepouts ever makes this the slow part.
    for fp in footprints:
        fp_x, fp_y = _xy(fp.find("at"))
        fp_layer = _fp_layer(fp)

        fp_violations: list[str] = []
        if _keepout_violations_cst(root, fp_x, fp_y, fp_layer):
            fp_violations.append("keepout_zone")
        if edge_poly is not None and not _point_in_polygon(fp_x, fp_y, edge_poly):
            fp_violations.append("outside_board_edge")

        if fp_violations:
            violations.append(
                {
                    "reference": _fp_prop_cst(fp, "Reference"),
                    "position": {"x": fp_x, "y": fp_y},
                    "layer": fp_layer,
                    "issues": fp_violations,
                }
            )

    return BoardValidationResult(
        total_footprints=len(footprints),
        violations=violations,
        board_edge_checked=edge_poly is not None,
        status=f"{len(violations)} violations found" if violations else "ok",
    )


def main():
    """Entry point for mcp-server-kicad-pcb console script."""
    mcp.run(transport="stdio")


if __name__ == "__main__":
    main()
