<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › mm › hwtest.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>hwtest.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Tests for presence or absence of hardware registers.</span>
<span class="cm"> * This code was originally in atari/config.c, but I noticed</span>
<span class="cm"> * that it was also in drivers/nubus/nubus.c and I wanted to</span>
<span class="cm"> * use it in hp300/config.c, so it seemed sensible to pull it</span>
<span class="cm"> * out into its own file.</span>
<span class="cm"> *</span>
<span class="cm"> * The test is for use when trying to read a hardware register</span>
<span class="cm"> * that isn&#39;t present would cause a bus error. We set up a</span>
<span class="cm"> * temporary handler so that this doesn&#39;t kill the kernel.</span>
<span class="cm"> *</span>
<span class="cm"> * There is a test-by-reading and a test-by-writing; I present</span>
<span class="cm"> * them here complete with the comments from the original atari</span>
<span class="cm"> * config.c...</span>
<span class="cm"> *                -- PMM &lt;pmaydell@chiark.greenend.org.uk&gt;, 05/1998</span>
<span class="cm"> */</span>

<span class="cm">/* This function tests for the presence of an address, specially a</span>
<span class="cm"> * hardware register address. It is called very early in the kernel</span>
<span class="cm"> * initialization process, when the VBR register isn&#39;t set up yet. On</span>
<span class="cm"> * an Atari, it still points to address 0, which is unmapped. So a bus</span>
<span class="cm"> * error would cause another bus error while fetching the exception</span>
<span class="cm"> * vector, and the CPU would do nothing at all. So we needed to set up</span>
<span class="cm"> * a temporary VBR and a vector table for the duration of the test.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="kt">int</span> <span class="nf">hwreg_present</span><span class="p">(</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="o">*</span><span class="n">regp</span> <span class="p">)</span>
<span class="p">{</span>
    <span class="kt">int</span>	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="kt">long</span>	<span class="n">save_sp</span><span class="p">,</span> <span class="n">save_vbr</span><span class="p">;</span>
    <span class="kt">long</span>	<span class="n">tmp_vectors</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

    <span class="n">__asm__</span> <span class="n">__volatile__</span>
	<span class="p">(</span>	<span class="s">&quot;movec	%/vbr,%2</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movel	#Lberr1,%4@(8)</span><span class="se">\n\t</span><span class="s">&quot;</span>
                <span class="s">&quot;movec	%4,%/vbr</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movel	%/sp,%1</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;moveq	#0,%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;tstb	%3@</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;nop</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;moveq	#1,%0</span><span class="se">\n</span><span class="s">&quot;</span>
                <span class="s">&quot;Lberr1:</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movel	%1,%/sp</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movec	%2,%/vbr&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=&amp;d&quot;</span> <span class="p">(</span><span class="n">ret</span><span class="p">),</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">save_sp</span><span class="p">),</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">save_vbr</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">regp</span><span class="p">),</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">tmp_vectors</span><span class="p">)</span>
                <span class="p">);</span>

    <span class="k">return</span><span class="p">(</span> <span class="n">ret</span> <span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">hwreg_present</span><span class="p">);</span>

<span class="cm">/* Basically the same, but writes a value into a word register, protected</span>
<span class="cm"> * by a bus error handler. Returns 1 if successful, 0 otherwise.</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="nf">hwreg_write</span><span class="p">(</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="o">*</span><span class="n">regp</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">val</span> <span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span>		<span class="n">ret</span><span class="p">;</span>
	<span class="kt">long</span>	<span class="n">save_sp</span><span class="p">,</span> <span class="n">save_vbr</span><span class="p">;</span>
	<span class="kt">long</span>	<span class="n">tmp_vectors</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span>
	<span class="p">(</span>	<span class="s">&quot;movec	%/vbr,%2</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movel	#Lberr2,%4@(8)</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movec	%4,%/vbr</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movel	%/sp,%1</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;moveq	#0,%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movew	%5,%3@</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;nop	</span><span class="se">\n\t</span><span class="s">&quot;</span>	<span class="cm">/* If this nop isn&#39;t present, &#39;ret&#39; may already be</span>
<span class="cm">				 * loaded with 1 at the time the bus error</span>
<span class="cm">				 * happens! */</span>
		<span class="s">&quot;moveq	#1,%0</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="s">&quot;Lberr2:</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movel	%1,%/sp</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;movec	%2,%/vbr&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=&amp;d&quot;</span> <span class="p">(</span><span class="n">ret</span><span class="p">),</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">save_sp</span><span class="p">),</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">save_vbr</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">regp</span><span class="p">),</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">tmp_vectors</span><span class="p">),</span> <span class="s">&quot;g&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
	<span class="p">);</span>

	<span class="k">return</span><span class="p">(</span> <span class="n">ret</span> <span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">hwreg_write</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
