

================================================================
== Vitis HLS Report for 'load_mat_burst'
================================================================
* Date:           Thu Oct  2 22:22:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589838|   589838|  2.359 ms|  2.359 ms|  589837|  589837|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |   589836|   589836|        29|         16|          1|  36864|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 16, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [kernel_MatMul.cpp:26]   --->   Operation 32 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [kernel_MatMul.cpp:25]   --->   Operation 33 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %mat, i1 1, void @p_str"   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mat" [kernel_MatMul.cpp:22]   --->   Operation 39 'read' 'mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 0, i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 41 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.39ns)   --->   "%store_ln26 = store i10 0, i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_28_3" [kernel_MatMul.cpp:25]   --->   Operation 43 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [kernel_MatMul.cpp:25]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln25 = add i16 %indvar_flatten_load, i16 1" [kernel_MatMul.cpp:25]   --->   Operation 45 'add' 'add_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.64ns)   --->   "%icmp_ln25 = icmp_eq  i16 %indvar_flatten_load, i16 36864" [kernel_MatMul.cpp:25]   --->   Operation 46 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.64> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc13, void %for.end15" [kernel_MatMul.cpp:25]   --->   Operation 47 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%store_ln25 = store i16 %add_ln25, i16 %indvar_flatten" [kernel_MatMul.cpp:25]   --->   Operation 48 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_load = load i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 49 'load' 'r_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 50 'load' 'c_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.59ns)   --->   "%icmp_ln26 = icmp_ult  i10 %r_load, i10 768" [kernel_MatMul.cpp:26]   --->   Operation 51 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.37ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i10 %r_load, i10 0" [kernel_MatMul.cpp:25]   --->   Operation 52 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.71ns)   --->   "%add_ln25_5 = add i10 %c_load, i10 1" [kernel_MatMul.cpp:25]   --->   Operation 53 'add' 'add_ln25_5' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.37ns)   --->   "%select_ln25_5 = select i1 %icmp_ln26, i10 %c_load, i10 %add_ln25_5" [kernel_MatMul.cpp:25]   --->   Operation 54 'select' 'select_ln25_5' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln25, i10 0" [kernel_MatMul.cpp:30]   --->   Operation 55 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln25, i8 0" [kernel_MatMul.cpp:30]   --->   Operation 56 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln30_136 = zext i18 %tmp_13" [kernel_MatMul.cpp:30]   --->   Operation 57 'zext' 'zext_ln30_136' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.80ns)   --->   "%sub_ln30 = sub i20 %p_shl, i20 %zext_ln30_136" [kernel_MatMul.cpp:30]   --->   Operation 58 'sub' 'sub_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %sub_ln30, i32 10, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 59 'partselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i10.i2, i10 %tmp, i10 %select_ln25_5, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln30_124 = zext i22 %shl_ln" [kernel_MatMul.cpp:30]   --->   Operation 61 'zext' 'zext_ln30_124' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.01ns)   --->   "%add_ln30 = add i64 %zext_ln30_124, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 62 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [kernel_MatMul.cpp:30]   --->   Operation 64 'sext' 'sext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln30" [kernel_MatMul.cpp:30]   --->   Operation 65 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln30, i32 12, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.71ns)   --->   "%add_ln26 = add i10 %select_ln25, i10 16" [kernel_MatMul.cpp:26]   --->   Operation 67 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 %select_ln25_5, i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 68 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.39>
ST_2 : Operation 69 [1/1] (0.39ns)   --->   "%store_ln26 = store i10 %add_ln26, i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 69 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.39>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %select_ln25_5" [kernel_MatMul.cpp:25]   --->   Operation 70 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_req = muxlogic i32 %gmem2_addr"   --->   Operation 71 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_3 : Operation 72 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_req = muxlogic i64 1"   --->   Operation 72 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_3 : Operation 73 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 73 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp, i10 768" [kernel_MatMul.cpp:30]   --->   Operation 74 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.80ns)   --->   "%add_ln30_153 = add i20 %or_ln, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 75 'add' 'add_ln30_153' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln30_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_153, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 76 'bitconcatenate' 'shl_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln30_125 = zext i22 %shl_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 77 'zext' 'zext_ln30_125' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.01ns)   --->   "%add_ln30_154 = add i64 %zext_ln30_125, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 78 'add' 'add_ln30_154' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_154, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 79 'partselect' 'trunc_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln30_61 = sext i62 %trunc_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 80 'sext' 'sext_ln30_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%gmem2_addr_61 = getelementptr i32 %gmem2, i64 %sext_ln30_61" [kernel_MatMul.cpp:30]   --->   Operation 81 'getelementptr' 'gmem2_addr_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln30_123 = zext i10 %select_ln25_5" [kernel_MatMul.cpp:30]   --->   Operation 82 'zext' 'zext_ln30_123' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 83 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 83 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 84 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_61_req = muxlogic i32 %gmem2_addr_61"   --->   Operation 84 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_4 : Operation 85 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_61_req = muxlogic i64 1"   --->   Operation 85 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_4 : Operation 86 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 86 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 87 [1/1] (0.74ns)   --->   "%add_ln30_155 = add i11 %zext_ln30_123, i11 768" [kernel_MatMul.cpp:30]   --->   Operation 87 'add' 'add_ln30_155' <Predicate = (!icmp_ln25)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln30_126 = zext i11 %add_ln30_155" [kernel_MatMul.cpp:30]   --->   Operation 88 'zext' 'zext_ln30_126' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.80ns)   --->   "%add_ln30_156 = add i20 %or_ln, i20 %zext_ln30_126" [kernel_MatMul.cpp:30]   --->   Operation 89 'add' 'add_ln30_156' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln30_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_156, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 90 'bitconcatenate' 'shl_ln30_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln30_127 = zext i22 %shl_ln30_57" [kernel_MatMul.cpp:30]   --->   Operation 91 'zext' 'zext_ln30_127' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln30_157 = add i64 %zext_ln30_127, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 92 'add' 'add_ln30_157' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln30_57 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_157, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 93 'partselect' 'trunc_ln30_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln30_62 = sext i62 %trunc_ln30_57" [kernel_MatMul.cpp:30]   --->   Operation 94 'sext' 'sext_ln30_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%gmem2_addr_62 = getelementptr i32 %gmem2, i64 %sext_ln30_62" [kernel_MatMul.cpp:30]   --->   Operation 95 'getelementptr' 'gmem2_addr_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln30_122 = zext i10 %select_ln25_5" [kernel_MatMul.cpp:30]   --->   Operation 96 'zext' 'zext_ln30_122' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 97 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 97 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 98 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_62_req = muxlogic i32 %gmem2_addr_62"   --->   Operation 99 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_5 : Operation 100 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_62_req = muxlogic i64 1"   --->   Operation 100 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_5 : Operation 101 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 101 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [1/1] (0.77ns)   --->   "%add_ln30_158 = add i12 %zext_ln30_122, i12 1536" [kernel_MatMul.cpp:30]   --->   Operation 102 'add' 'add_ln30_158' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln30_128 = zext i12 %add_ln30_158" [kernel_MatMul.cpp:30]   --->   Operation 103 'zext' 'zext_ln30_128' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.80ns)   --->   "%add_ln30_159 = add i20 %or_ln, i20 %zext_ln30_128" [kernel_MatMul.cpp:30]   --->   Operation 104 'add' 'add_ln30_159' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln30_58 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_159, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 105 'bitconcatenate' 'shl_ln30_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln30_129 = zext i22 %shl_ln30_58" [kernel_MatMul.cpp:30]   --->   Operation 106 'zext' 'zext_ln30_129' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.01ns)   --->   "%add_ln30_160 = add i64 %zext_ln30_129, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 107 'add' 'add_ln30_160' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln30_58 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_160, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 108 'partselect' 'trunc_ln30_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln30_63 = sext i62 %trunc_ln30_58" [kernel_MatMul.cpp:30]   --->   Operation 109 'sext' 'sext_ln30_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%gmem2_addr_63 = getelementptr i32 %gmem2, i64 %sext_ln30_63" [kernel_MatMul.cpp:30]   --->   Operation 110 'getelementptr' 'gmem2_addr_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 111 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 111 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 112 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 112 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 113 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 113 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 114 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_63_req = muxlogic i32 %gmem2_addr_63"   --->   Operation 114 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_6 : Operation 115 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_63_req = muxlogic i64 1"   --->   Operation 115 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_6 : Operation 116 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 116 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln30_161 = add i12 %zext_ln30_122, i12 2304" [kernel_MatMul.cpp:30]   --->   Operation 117 'add' 'add_ln30_161' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln30_130 = zext i12 %add_ln30_161" [kernel_MatMul.cpp:30]   --->   Operation 118 'zext' 'zext_ln30_130' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.80ns)   --->   "%add_ln30_162 = add i20 %or_ln, i20 %zext_ln30_130" [kernel_MatMul.cpp:30]   --->   Operation 119 'add' 'add_ln30_162' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln30_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_162, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 120 'bitconcatenate' 'shl_ln30_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln30_131 = zext i22 %shl_ln30_59" [kernel_MatMul.cpp:30]   --->   Operation 121 'zext' 'zext_ln30_131' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.01ns)   --->   "%add_ln30_163 = add i64 %zext_ln30_131, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 122 'add' 'add_ln30_163' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln30_59 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_163, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 123 'partselect' 'trunc_ln30_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln30_64 = sext i62 %trunc_ln30_59" [kernel_MatMul.cpp:30]   --->   Operation 124 'sext' 'sext_ln30_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%gmem2_addr_64 = getelementptr i32 %gmem2, i64 %sext_ln30_64" [kernel_MatMul.cpp:30]   --->   Operation 125 'getelementptr' 'gmem2_addr_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 126 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 126 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 127 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 127 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 128 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 128 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 129 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 129 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 130 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_64_req = muxlogic i32 %gmem2_addr_64"   --->   Operation 130 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_7 : Operation 131 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_64_req = muxlogic i64 1"   --->   Operation 131 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_7 : Operation 132 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 132 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln30_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i12, i8 %tmp_s, i12 3840" [kernel_MatMul.cpp:30]   --->   Operation 133 'bitconcatenate' 'or_ln30_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.80ns)   --->   "%add_ln30_164 = add i20 %or_ln30_5, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 134 'add' 'add_ln30_164' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln30_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_164, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 135 'bitconcatenate' 'shl_ln30_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln30_132 = zext i22 %shl_ln30_60" [kernel_MatMul.cpp:30]   --->   Operation 136 'zext' 'zext_ln30_132' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.01ns)   --->   "%add_ln30_165 = add i64 %zext_ln30_132, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 137 'add' 'add_ln30_165' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln30_60 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_165, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 138 'partselect' 'trunc_ln30_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln30_65 = sext i62 %trunc_ln30_60" [kernel_MatMul.cpp:30]   --->   Operation 139 'sext' 'sext_ln30_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%gmem2_addr_65 = getelementptr i32 %gmem2, i64 %sext_ln30_65" [kernel_MatMul.cpp:30]   --->   Operation 140 'getelementptr' 'gmem2_addr_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 141 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 141 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 142 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 142 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 143 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 143 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 144 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 144 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 145 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 145 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 146 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_65_req = muxlogic i32 %gmem2_addr_65"   --->   Operation 146 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_8 : Operation 147 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_65_req = muxlogic i64 1"   --->   Operation 147 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_8 : Operation 148 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 148 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [1/1] (0.80ns)   --->   "%add_ln30_166 = add i20 %or_ln30_5, i20 %zext_ln30_126" [kernel_MatMul.cpp:30]   --->   Operation 149 'add' 'add_ln30_166' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln30_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_166, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 150 'bitconcatenate' 'shl_ln30_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln30_133 = zext i22 %shl_ln30_61" [kernel_MatMul.cpp:30]   --->   Operation 151 'zext' 'zext_ln30_133' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.01ns)   --->   "%add_ln30_167 = add i64 %zext_ln30_133, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 152 'add' 'add_ln30_167' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln30_61 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_167, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 153 'partselect' 'trunc_ln30_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln30_66 = sext i62 %trunc_ln30_61" [kernel_MatMul.cpp:30]   --->   Operation 154 'sext' 'sext_ln30_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%gmem2_addr_66 = getelementptr i32 %gmem2, i64 %sext_ln30_66" [kernel_MatMul.cpp:30]   --->   Operation 155 'getelementptr' 'gmem2_addr_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 156 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 156 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 157 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 157 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 158 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 158 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 159 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 159 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 160 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 160 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 161 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 161 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 162 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_66_req = muxlogic i32 %gmem2_addr_66"   --->   Operation 162 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_9 : Operation 163 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_66_req = muxlogic i64 1"   --->   Operation 163 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_9 : Operation 164 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 164 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 165 [1/1] (0.80ns)   --->   "%add_ln30_168 = add i20 %or_ln30_5, i20 %zext_ln30_128" [kernel_MatMul.cpp:30]   --->   Operation 165 'add' 'add_ln30_168' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln30_62 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_168, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 166 'bitconcatenate' 'shl_ln30_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln30_134 = zext i22 %shl_ln30_62" [kernel_MatMul.cpp:30]   --->   Operation 167 'zext' 'zext_ln30_134' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (1.01ns)   --->   "%add_ln30_169 = add i64 %zext_ln30_134, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 168 'add' 'add_ln30_169' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln30_62 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_169, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 169 'partselect' 'trunc_ln30_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln30_67 = sext i62 %trunc_ln30_62" [kernel_MatMul.cpp:30]   --->   Operation 170 'sext' 'sext_ln30_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%gmem2_addr_67 = getelementptr i32 %gmem2, i64 %sext_ln30_67" [kernel_MatMul.cpp:30]   --->   Operation 171 'getelementptr' 'gmem2_addr_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 172 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 172 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 173 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 173 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 174 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 174 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 175 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 175 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 176 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 176 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 177 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 177 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 178 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 178 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 179 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_67_req = muxlogic i32 %gmem2_addr_67"   --->   Operation 179 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_10 : Operation 180 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_67_req = muxlogic i64 1"   --->   Operation 180 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_10 : Operation 181 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 181 'readreq' 'gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 182 [1/1] (0.80ns)   --->   "%add_ln30_170 = add i20 %or_ln30_5, i20 %zext_ln30_130" [kernel_MatMul.cpp:30]   --->   Operation 182 'add' 'add_ln30_170' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln30_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_170, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 183 'bitconcatenate' 'shl_ln30_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln30_135 = zext i22 %shl_ln30_63" [kernel_MatMul.cpp:30]   --->   Operation 184 'zext' 'zext_ln30_135' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.01ns)   --->   "%add_ln30_171 = add i64 %zext_ln30_135, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 185 'add' 'add_ln30_171' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln30_63 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_171, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 186 'partselect' 'trunc_ln30_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln30_68 = sext i62 %trunc_ln30_63" [kernel_MatMul.cpp:30]   --->   Operation 187 'sext' 'sext_ln30_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%gmem2_addr_68 = getelementptr i32 %gmem2, i64 %sext_ln30_68" [kernel_MatMul.cpp:30]   --->   Operation 188 'getelementptr' 'gmem2_addr_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 189 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 189 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 190 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 190 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 191 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 191 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 192 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 192 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 193 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 193 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 194 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 194 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 195 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 195 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 196 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 196 'readreq' 'gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 197 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_68_req = muxlogic i32 %gmem2_addr_68"   --->   Operation 197 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_11 : Operation 198 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_68_req = muxlogic i64 1"   --->   Operation 198 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_11 : Operation 199 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 199 'readreq' 'gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln30_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %select_ln25_5" [kernel_MatMul.cpp:30]   --->   Operation 200 'bitconcatenate' 'or_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln30_76 = sext i11 %or_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 201 'sext' 'sext_ln30_76' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln30_144 = zext i12 %sext_ln30_76" [kernel_MatMul.cpp:30]   --->   Operation 202 'zext' 'zext_ln30_144' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.80ns)   --->   "%add_ln30_172 = add i20 %or_ln30_5, i20 %zext_ln30_144" [kernel_MatMul.cpp:30]   --->   Operation 203 'add' 'add_ln30_172' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln30_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_172, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 204 'bitconcatenate' 'shl_ln30_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln30_137 = zext i22 %shl_ln30_64" [kernel_MatMul.cpp:30]   --->   Operation 205 'zext' 'zext_ln30_137' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (1.01ns)   --->   "%add_ln30_173 = add i64 %zext_ln30_137, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 206 'add' 'add_ln30_173' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln30_64 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_173, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 207 'partselect' 'trunc_ln30_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln30_69 = sext i62 %trunc_ln30_64" [kernel_MatMul.cpp:30]   --->   Operation 208 'sext' 'sext_ln30_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%gmem2_addr_69 = getelementptr i32 %gmem2, i64 %sext_ln30_69" [kernel_MatMul.cpp:30]   --->   Operation 209 'getelementptr' 'gmem2_addr_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln30_121 = zext i10 %select_ln25_5" [kernel_MatMul.cpp:30]   --->   Operation 210 'zext' 'zext_ln30_121' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 211 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 211 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 212 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 212 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 213 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 213 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 214 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 214 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 215 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 215 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 216 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 216 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 217 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 217 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 218 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 218 'readreq' 'gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 219 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 219 'readreq' 'gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 220 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_69_req = muxlogic i32 %gmem2_addr_69"   --->   Operation 220 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_69_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_12 : Operation 221 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_69_req = muxlogic i64 1"   --->   Operation 221 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_69_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_12 : Operation 222 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 222 'readreq' 'gmem2_load_69_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 223 [1/1] (0.77ns)   --->   "%add_ln30_174 = add i13 %zext_ln30_121, i13 3840" [kernel_MatMul.cpp:30]   --->   Operation 223 'add' 'add_ln30_174' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln30_138 = zext i13 %add_ln30_174" [kernel_MatMul.cpp:30]   --->   Operation 224 'zext' 'zext_ln30_138' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.80ns)   --->   "%add_ln30_175 = add i20 %or_ln30_5, i20 %zext_ln30_138" [kernel_MatMul.cpp:30]   --->   Operation 225 'add' 'add_ln30_175' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln30_65 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_175, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 226 'bitconcatenate' 'shl_ln30_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln30_139 = zext i22 %shl_ln30_65" [kernel_MatMul.cpp:30]   --->   Operation 227 'zext' 'zext_ln30_139' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (1.01ns)   --->   "%add_ln30_176 = add i64 %zext_ln30_139, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 228 'add' 'add_ln30_176' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln30_65 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_176, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 229 'partselect' 'trunc_ln30_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln30_70 = sext i62 %trunc_ln30_65" [kernel_MatMul.cpp:30]   --->   Operation 230 'sext' 'sext_ln30_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%gmem2_addr_70 = getelementptr i32 %gmem2, i64 %sext_ln30_70" [kernel_MatMul.cpp:30]   --->   Operation 231 'getelementptr' 'gmem2_addr_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 232 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 232 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 233 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 233 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 234 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 234 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 235 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 235 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 236 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 236 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 237 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 237 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 238 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 238 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 239 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 239 'readreq' 'gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 240 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 240 'readreq' 'gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 241 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 241 'readreq' 'gmem2_load_69_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 242 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_70_req = muxlogic i32 %gmem2_addr_70"   --->   Operation 242 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_70_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_13 : Operation 243 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_70_req = muxlogic i64 1"   --->   Operation 243 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_70_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_13 : Operation 244 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 244 'readreq' 'gmem2_load_70_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 245 [1/1] (0.77ns)   --->   "%add_ln30_177 = add i13 %zext_ln30_121, i13 4608" [kernel_MatMul.cpp:30]   --->   Operation 245 'add' 'add_ln30_177' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln30_140 = zext i13 %add_ln30_177" [kernel_MatMul.cpp:30]   --->   Operation 246 'zext' 'zext_ln30_140' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.80ns)   --->   "%add_ln30_178 = add i20 %or_ln30_5, i20 %zext_ln30_140" [kernel_MatMul.cpp:30]   --->   Operation 247 'add' 'add_ln30_178' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln30_66 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_178, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 248 'bitconcatenate' 'shl_ln30_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln30_141 = zext i22 %shl_ln30_66" [kernel_MatMul.cpp:30]   --->   Operation 249 'zext' 'zext_ln30_141' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (1.01ns)   --->   "%add_ln30_179 = add i64 %zext_ln30_141, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 250 'add' 'add_ln30_179' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln30_66 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_179, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 251 'partselect' 'trunc_ln30_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln30_71 = sext i62 %trunc_ln30_66" [kernel_MatMul.cpp:30]   --->   Operation 252 'sext' 'sext_ln30_71' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%gmem2_addr_71 = getelementptr i32 %gmem2, i64 %sext_ln30_71" [kernel_MatMul.cpp:30]   --->   Operation 253 'getelementptr' 'gmem2_addr_71' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 481 [1/1] (0.28ns)   --->   "%ret_ln34 = ret" [kernel_MatMul.cpp:34]   --->   Operation 481 'ret' 'ret_ln34' <Predicate = (icmp_ln25)> <Delay = 0.28>

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 254 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 254 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = (!icmp_ln25)> <Delay = 1.18>
ST_14 : Operation 255 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr" [kernel_MatMul.cpp:30]   --->   Operation 255 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 256 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_read"   --->   Operation 256 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_14 : Operation 257 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_read" [kernel_MatMul.cpp:30]   --->   Operation 257 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_14 : Operation 258 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_61, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 258 'readreq' 'gmem2_load_61_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 259 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 259 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 260 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 260 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 261 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 261 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 262 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 262 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 263 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 263 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 264 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 264 'readreq' 'gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 265 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 265 'readreq' 'gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 266 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 266 'readreq' 'gmem2_load_69_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 267 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 267 'readreq' 'gmem2_load_70_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 268 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_71_req = muxlogic i32 %gmem2_addr_71"   --->   Operation 268 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_71_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_14 : Operation 269 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_71_req = muxlogic i64 1"   --->   Operation 269 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_71_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_14 : Operation 270 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 270 'readreq' 'gmem2_load_71_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 271 [1/1] (0.77ns)   --->   "%add_ln30_180 = add i13 %zext_ln30_121, i13 5376" [kernel_MatMul.cpp:30]   --->   Operation 271 'add' 'add_ln30_180' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln30_142 = zext i13 %add_ln30_180" [kernel_MatMul.cpp:30]   --->   Operation 272 'zext' 'zext_ln30_142' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.80ns)   --->   "%add_ln30_181 = add i20 %or_ln30_5, i20 %zext_ln30_142" [kernel_MatMul.cpp:30]   --->   Operation 273 'add' 'add_ln30_181' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln30_67 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_181, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 274 'bitconcatenate' 'shl_ln30_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln30_143 = zext i22 %shl_ln30_67" [kernel_MatMul.cpp:30]   --->   Operation 275 'zext' 'zext_ln30_143' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (1.01ns)   --->   "%add_ln30_182 = add i64 %zext_ln30_143, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 276 'add' 'add_ln30_182' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln30_67 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_182, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 277 'partselect' 'trunc_ln30_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln30_72 = sext i62 %trunc_ln30_67" [kernel_MatMul.cpp:30]   --->   Operation 278 'sext' 'sext_ln30_72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%gmem2_addr_72 = getelementptr i32 %gmem2, i64 %sext_ln30_72" [kernel_MatMul.cpp:30]   --->   Operation 279 'getelementptr' 'gmem2_addr_72' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %select_ln25_5" [kernel_MatMul.cpp:30]   --->   Operation 280 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_61_read = muxlogic"   --->   Operation 281 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_61_read' <Predicate = (!icmp_ln25)> <Delay = 1.18>
ST_15 : Operation 282 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_61" [kernel_MatMul.cpp:30]   --->   Operation 282 'read' 'gmem2_addr_61_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 283 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_61_read"   --->   Operation 283 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_15 : Operation 284 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_61_read" [kernel_MatMul.cpp:30]   --->   Operation 284 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_15 : Operation 285 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_62, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 285 'readreq' 'gmem2_load_62_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 286 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 286 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 287 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 287 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 288 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 288 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 289 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 289 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 290 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 290 'readreq' 'gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 291 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 291 'readreq' 'gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 292 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 292 'readreq' 'gmem2_load_69_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 293 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 293 'readreq' 'gmem2_load_70_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 294 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 294 'readreq' 'gmem2_load_71_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 295 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_72_req = muxlogic i32 %gmem2_addr_72"   --->   Operation 295 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_72_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_15 : Operation 296 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_72_req = muxlogic i64 1"   --->   Operation 296 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_72_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_15 : Operation 297 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 297 'readreq' 'gmem2_load_72_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln30_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln30_123" [kernel_MatMul.cpp:30]   --->   Operation 298 'bitconcatenate' 'or_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln30_77 = sext i12 %or_ln30_2" [kernel_MatMul.cpp:30]   --->   Operation 299 'sext' 'sext_ln30_77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln30_145 = zext i13 %sext_ln30_77" [kernel_MatMul.cpp:30]   --->   Operation 300 'zext' 'zext_ln30_145' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.80ns)   --->   "%add_ln30_183 = add i20 %or_ln30_5, i20 %zext_ln30_145" [kernel_MatMul.cpp:30]   --->   Operation 301 'add' 'add_ln30_183' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln30_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_183, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 302 'bitconcatenate' 'shl_ln30_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln30_146 = zext i22 %shl_ln30_68" [kernel_MatMul.cpp:30]   --->   Operation 303 'zext' 'zext_ln30_146' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (1.01ns)   --->   "%add_ln30_184 = add i64 %zext_ln30_146, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 304 'add' 'add_ln30_184' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln30_68 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_184, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 305 'partselect' 'trunc_ln30_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln30_73 = sext i62 %trunc_ln30_68" [kernel_MatMul.cpp:30]   --->   Operation 306 'sext' 'sext_ln30_73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%gmem2_addr_73 = getelementptr i32 %gmem2, i64 %sext_ln30_73" [kernel_MatMul.cpp:30]   --->   Operation 307 'getelementptr' 'gmem2_addr_73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.77ns)   --->   "%add_ln30_185 = add i12 %zext_ln30_122, i12 2816" [kernel_MatMul.cpp:30]   --->   Operation 308 'add' 'add_ln30_185' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln30_78 = sext i12 %add_ln30_185" [kernel_MatMul.cpp:30]   --->   Operation 309 'sext' 'sext_ln30_78' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln30_147 = zext i13 %sext_ln30_78" [kernel_MatMul.cpp:30]   --->   Operation 310 'zext' 'zext_ln30_147' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.80ns)   --->   "%add_ln30_186 = add i20 %or_ln30_5, i20 %zext_ln30_147" [kernel_MatMul.cpp:30]   --->   Operation 311 'add' 'add_ln30_186' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln30_69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_186, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 312 'bitconcatenate' 'shl_ln30_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln30_148 = zext i22 %shl_ln30_69" [kernel_MatMul.cpp:30]   --->   Operation 313 'zext' 'zext_ln30_148' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (1.01ns)   --->   "%add_ln30_187 = add i64 %zext_ln30_148, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 314 'add' 'add_ln30_187' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln30_69 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_187, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 315 'partselect' 'trunc_ln30_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln30_74 = sext i62 %trunc_ln30_69" [kernel_MatMul.cpp:30]   --->   Operation 316 'sext' 'sext_ln30_74' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%gmem2_addr_74 = getelementptr i32 %gmem2, i64 %sext_ln30_74" [kernel_MatMul.cpp:30]   --->   Operation 317 'getelementptr' 'gmem2_addr_74' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (0.78ns)   --->   "%add_ln30_188 = add i14 %zext_ln30, i14 7680" [kernel_MatMul.cpp:30]   --->   Operation 318 'add' 'add_ln30_188' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln30_149 = zext i14 %add_ln30_188" [kernel_MatMul.cpp:30]   --->   Operation 319 'zext' 'zext_ln30_149' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (0.80ns)   --->   "%add_ln30_189 = add i20 %or_ln30_5, i20 %zext_ln30_149" [kernel_MatMul.cpp:30]   --->   Operation 320 'add' 'add_ln30_189' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln30_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_189, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 321 'bitconcatenate' 'shl_ln30_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln30_150 = zext i22 %shl_ln30_70" [kernel_MatMul.cpp:30]   --->   Operation 322 'zext' 'zext_ln30_150' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (1.01ns)   --->   "%add_ln30_190 = add i64 %zext_ln30_150, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 323 'add' 'add_ln30_190' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln30_70 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_190, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 324 'partselect' 'trunc_ln30_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln30_75 = sext i62 %trunc_ln30_70" [kernel_MatMul.cpp:30]   --->   Operation 325 'sext' 'sext_ln30_75' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%gmem2_addr_75 = getelementptr i32 %gmem2, i64 %sext_ln30_75" [kernel_MatMul.cpp:30]   --->   Operation 326 'getelementptr' 'gmem2_addr_75' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 327 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_62_read = muxlogic"   --->   Operation 327 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_62_read' <Predicate = (!icmp_ln25)> <Delay = 1.18>
ST_16 : Operation 328 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_62" [kernel_MatMul.cpp:30]   --->   Operation 328 'read' 'gmem2_addr_62_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 329 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_62_read"   --->   Operation 329 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_16 : Operation 330 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_62_read" [kernel_MatMul.cpp:30]   --->   Operation 330 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_16 : Operation 331 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_63, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 331 'readreq' 'gmem2_load_63_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 332 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 332 'readreq' 'gmem2_load_64_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 333 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 333 'readreq' 'gmem2_load_65_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 334 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 334 'readreq' 'gmem2_load_66_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 335 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 335 'readreq' 'gmem2_load_67_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 336 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 336 'readreq' 'gmem2_load_68_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 337 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 337 'readreq' 'gmem2_load_69_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 338 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 338 'readreq' 'gmem2_load_70_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 339 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 339 'readreq' 'gmem2_load_71_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 340 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 340 'readreq' 'gmem2_load_72_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 341 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_73_req = muxlogic i32 %gmem2_addr_73"   --->   Operation 341 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_73_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_16 : Operation 342 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_73_req = muxlogic i64 1"   --->   Operation 342 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_73_req' <Predicate = (!icmp_ln25)> <Delay = 1.35>
ST_16 : Operation 343 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 343 'readreq' 'gmem2_load_73_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 344 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_63_read = muxlogic"   --->   Operation 344 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_63_read' <Predicate = true> <Delay = 1.18>
ST_17 : Operation 345 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_63" [kernel_MatMul.cpp:30]   --->   Operation 345 'read' 'gmem2_addr_63_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 346 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_63_read"   --->   Operation 346 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_17 : Operation 347 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_63_read" [kernel_MatMul.cpp:30]   --->   Operation 347 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_17 : Operation 348 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_64, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 348 'readreq' 'gmem2_load_64_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 349 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 349 'readreq' 'gmem2_load_65_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 350 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 350 'readreq' 'gmem2_load_66_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 351 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 351 'readreq' 'gmem2_load_67_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 352 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 352 'readreq' 'gmem2_load_68_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 353 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 353 'readreq' 'gmem2_load_69_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 354 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 354 'readreq' 'gmem2_load_70_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 355 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 355 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 356 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 356 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 357 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 357 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 358 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_74_req = muxlogic i32 %gmem2_addr_74"   --->   Operation 358 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_74_req' <Predicate = true> <Delay = 1.35>
ST_17 : Operation 359 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_74_req = muxlogic i64 1"   --->   Operation 359 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_74_req' <Predicate = true> <Delay = 1.35>
ST_17 : Operation 360 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 360 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 361 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_64_read = muxlogic"   --->   Operation 361 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_64_read' <Predicate = true> <Delay = 1.18>
ST_18 : Operation 362 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_64" [kernel_MatMul.cpp:30]   --->   Operation 362 'read' 'gmem2_addr_64_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 363 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_64_read"   --->   Operation 363 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_18 : Operation 364 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_64_read" [kernel_MatMul.cpp:30]   --->   Operation 364 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_18 : Operation 365 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_65, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 365 'readreq' 'gmem2_load_65_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 366 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 366 'readreq' 'gmem2_load_66_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 367 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 367 'readreq' 'gmem2_load_67_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 368 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 368 'readreq' 'gmem2_load_68_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 369 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 369 'readreq' 'gmem2_load_69_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 370 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 370 'readreq' 'gmem2_load_70_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 371 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 371 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 372 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 372 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 373 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 373 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 374 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 374 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 375 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_75_req = muxlogic i32 %gmem2_addr_75"   --->   Operation 375 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_75_req' <Predicate = true> <Delay = 1.35>
ST_18 : Operation 376 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_75_req = muxlogic i64 1"   --->   Operation 376 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_75_req' <Predicate = true> <Delay = 1.35>
ST_18 : Operation 377 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 377 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.90>
ST_19 : Operation 378 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_65_read = muxlogic"   --->   Operation 378 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_65_read' <Predicate = true> <Delay = 1.18>
ST_19 : Operation 379 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_65" [kernel_MatMul.cpp:30]   --->   Operation 379 'read' 'gmem2_addr_65_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 380 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_65_read"   --->   Operation 380 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 381 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_65_read" [kernel_MatMul.cpp:30]   --->   Operation 381 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_19 : Operation 382 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_66, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 382 'readreq' 'gmem2_load_66_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 383 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 383 'readreq' 'gmem2_load_67_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 384 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 384 'readreq' 'gmem2_load_68_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 385 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 385 'readreq' 'gmem2_load_69_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 386 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 386 'readreq' 'gmem2_load_70_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 387 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 387 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 388 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 388 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 389 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 389 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 390 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 390 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 391 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 391 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 392 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_66_read = muxlogic"   --->   Operation 392 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_66_read' <Predicate = true> <Delay = 1.18>
ST_20 : Operation 393 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_66" [kernel_MatMul.cpp:30]   --->   Operation 393 'read' 'gmem2_addr_66_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 394 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_66_read"   --->   Operation 394 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_20 : Operation 395 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_66_read" [kernel_MatMul.cpp:30]   --->   Operation 395 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_20 : Operation 396 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_67, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 396 'readreq' 'gmem2_load_67_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 397 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 397 'readreq' 'gmem2_load_68_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 398 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 398 'readreq' 'gmem2_load_69_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 399 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 399 'readreq' 'gmem2_load_70_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 400 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 400 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 401 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 401 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 402 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 402 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 403 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 403 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 404 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 404 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.90>
ST_21 : Operation 405 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_67_read = muxlogic"   --->   Operation 405 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_67_read' <Predicate = true> <Delay = 1.18>
ST_21 : Operation 406 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_67" [kernel_MatMul.cpp:30]   --->   Operation 406 'read' 'gmem2_addr_67_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 407 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_67_read"   --->   Operation 407 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_21 : Operation 408 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_67_read" [kernel_MatMul.cpp:30]   --->   Operation 408 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_21 : Operation 409 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_68, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 409 'readreq' 'gmem2_load_68_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 410 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 410 'readreq' 'gmem2_load_69_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 411 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 411 'readreq' 'gmem2_load_70_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 412 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 412 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 413 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 413 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 414 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 414 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 415 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 415 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 416 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 416 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.90>
ST_22 : Operation 417 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_68_read = muxlogic"   --->   Operation 417 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_68_read' <Predicate = true> <Delay = 1.18>
ST_22 : Operation 418 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_68" [kernel_MatMul.cpp:30]   --->   Operation 418 'read' 'gmem2_addr_68_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 419 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_68_read"   --->   Operation 419 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_22 : Operation 420 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_68_read" [kernel_MatMul.cpp:30]   --->   Operation 420 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_22 : Operation 421 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_69, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 421 'readreq' 'gmem2_load_69_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 422 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 422 'readreq' 'gmem2_load_70_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 423 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 423 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 424 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 424 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 425 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 425 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 426 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 426 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 427 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 427 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 428 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_69_read = muxlogic"   --->   Operation 428 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_69_read' <Predicate = true> <Delay = 1.18>
ST_23 : Operation 429 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_69" [kernel_MatMul.cpp:30]   --->   Operation 429 'read' 'gmem2_addr_69_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 430 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_69_read"   --->   Operation 430 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_23 : Operation 431 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_69_read" [kernel_MatMul.cpp:30]   --->   Operation 431 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_23 : Operation 432 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_70, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 432 'readreq' 'gmem2_load_70_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 433 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 433 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 434 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 434 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 435 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 435 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 436 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 436 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 437 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 437 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.90>
ST_24 : Operation 438 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_70_read = muxlogic"   --->   Operation 438 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_70_read' <Predicate = true> <Delay = 1.18>
ST_24 : Operation 439 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_70" [kernel_MatMul.cpp:30]   --->   Operation 439 'read' 'gmem2_addr_70_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 440 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_70_read"   --->   Operation 440 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_24 : Operation 441 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_70_read" [kernel_MatMul.cpp:30]   --->   Operation 441 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_24 : Operation 442 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_71, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 442 'readreq' 'gmem2_load_71_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 443 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 443 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 444 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 444 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 445 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 445 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 446 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 446 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.90>
ST_25 : Operation 447 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_71_read = muxlogic"   --->   Operation 447 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_71_read' <Predicate = true> <Delay = 1.18>
ST_25 : Operation 448 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_71" [kernel_MatMul.cpp:30]   --->   Operation 448 'read' 'gmem2_addr_71_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 449 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_71_read"   --->   Operation 449 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 450 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_71_read" [kernel_MatMul.cpp:30]   --->   Operation 450 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_25 : Operation 451 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_72, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 451 'readreq' 'gmem2_load_72_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 452 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 452 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 453 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 453 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 454 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 454 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.90>
ST_26 : Operation 455 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_72_read = muxlogic"   --->   Operation 455 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_72_read' <Predicate = true> <Delay = 1.18>
ST_26 : Operation 456 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_72" [kernel_MatMul.cpp:30]   --->   Operation 456 'read' 'gmem2_addr_72_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 457 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_72_read"   --->   Operation 457 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 458 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_72_read" [kernel_MatMul.cpp:30]   --->   Operation 458 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_26 : Operation 459 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_73, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 459 'readreq' 'gmem2_load_73_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 460 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 460 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 461 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 461 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.90>
ST_27 : Operation 462 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_73_read = muxlogic"   --->   Operation 462 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_73_read' <Predicate = true> <Delay = 1.18>
ST_27 : Operation 463 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_73" [kernel_MatMul.cpp:30]   --->   Operation 463 'read' 'gmem2_addr_73_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 464 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_73_read"   --->   Operation 464 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 465 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_73_read" [kernel_MatMul.cpp:30]   --->   Operation 465 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_27 : Operation 466 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_74, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 466 'readreq' 'gmem2_load_74_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 467 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 467 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.90>
ST_28 : Operation 468 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_74_read = muxlogic"   --->   Operation 468 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_74_read' <Predicate = true> <Delay = 1.18>
ST_28 : Operation 469 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_74" [kernel_MatMul.cpp:30]   --->   Operation 469 'read' 'gmem2_addr_74_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 470 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_74_read"   --->   Operation 470 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 471 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_74_read" [kernel_MatMul.cpp:30]   --->   Operation 471 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_28 : Operation 472 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr_75, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 472 'readreq' 'gmem2_load_75_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 3.90>
ST_29 : Operation 473 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 473 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 474 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 474 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 475 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_MatMul.cpp:27]   --->   Operation 475 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 476 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_75_read = muxlogic"   --->   Operation 476 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_75_read' <Predicate = true> <Delay = 1.18>
ST_29 : Operation 477 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr_75" [kernel_MatMul.cpp:30]   --->   Operation 477 'read' 'gmem2_addr_75_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 478 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem2_addr_75_read"   --->   Operation 478 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_29 : Operation 479 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem2_addr_75_read" [kernel_MatMul.cpp:30]   --->   Operation 479 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_29 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_3" [kernel_MatMul.cpp:26]   --->   Operation 480 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.573ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [12]  (0.393 ns)
	'load' operation 16 bit ('indvar_flatten_load', kernel_MatMul.cpp:25) on local variable 'indvar_flatten' [17]  (0.000 ns)
	'add' operation 16 bit ('add_ln25', kernel_MatMul.cpp:25) [18]  (0.787 ns)
	'store' operation 0 bit ('store_ln25', kernel_MatMul.cpp:25) of variable 'add_ln25', kernel_MatMul.cpp:25 on local variable 'indvar_flatten' [291]  (0.393 ns)

 <State 2>: 2.789ns
The critical path consists of the following:
	'load' operation 10 bit ('r_load', kernel_MatMul.cpp:26) on local variable 'r', kernel_MatMul.cpp:26 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', kernel_MatMul.cpp:26) [26]  (0.592 ns)
	'select' operation 10 bit ('select_ln25', kernel_MatMul.cpp:25) [27]  (0.374 ns)
	'sub' operation 20 bit ('sub_ln30', kernel_MatMul.cpp:30) [39]  (0.809 ns)
	'add' operation 64 bit ('add_ln30', kernel_MatMul.cpp:30) [43]  (1.014 ns)

 <State 3>: 2.344ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_gmem2_load_req') [47]  (1.350 ns)
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (0.994 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 13>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem2_load_61_req', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [64]  (2.920 ns)

 <State 14>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

 <State 15>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_61_read') [65]  (1.188 ns)
	bus read operation ('gmem2_addr_61_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [66]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [67]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [68]  (1.069 ns)

 <State 16>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_62_read') [81]  (1.188 ns)
	bus read operation ('gmem2_addr_62_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [82]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [83]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [84]  (1.069 ns)

 <State 17>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_63_read') [97]  (1.188 ns)
	bus read operation ('gmem2_addr_63_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [98]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [99]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [100]  (1.069 ns)

 <State 18>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_64_read') [113]  (1.188 ns)
	bus read operation ('gmem2_addr_64_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [114]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [115]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [116]  (1.069 ns)

 <State 19>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_65_read') [129]  (1.188 ns)
	bus read operation ('gmem2_addr_65_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [130]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [131]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [132]  (1.069 ns)

 <State 20>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_66_read') [143]  (1.188 ns)
	bus read operation ('gmem2_addr_66_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [144]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [145]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [146]  (1.069 ns)

 <State 21>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_67_read') [157]  (1.188 ns)
	bus read operation ('gmem2_addr_67_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [158]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [159]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [160]  (1.069 ns)

 <State 22>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_68_read') [171]  (1.188 ns)
	bus read operation ('gmem2_addr_68_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [172]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [173]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [174]  (1.069 ns)

 <State 23>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_69_read') [188]  (1.188 ns)
	bus read operation ('gmem2_addr_69_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [189]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [190]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [191]  (1.069 ns)

 <State 24>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_70_read') [204]  (1.188 ns)
	bus read operation ('gmem2_addr_70_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [205]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [206]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [207]  (1.069 ns)

 <State 25>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_71_read') [220]  (1.188 ns)
	bus read operation ('gmem2_addr_71_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [221]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [222]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [223]  (1.069 ns)

 <State 26>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_72_read') [236]  (1.188 ns)
	bus read operation ('gmem2_addr_72_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [237]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [238]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [239]  (1.069 ns)

 <State 27>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_73_read') [253]  (1.188 ns)
	bus read operation ('gmem2_addr_73_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [254]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [255]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [256]  (1.069 ns)

 <State 28>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_74_read') [270]  (1.188 ns)
	bus read operation ('gmem2_addr_74_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [271]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [272]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [273]  (1.069 ns)

 <State 29>: 3.906ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_75_read') [286]  (1.188 ns)
	bus read operation ('gmem2_addr_75_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [287]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [288]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [289]  (1.069 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
