<stg><name>freduce_degree</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="10" to="11">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="13">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="13" to="14">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_54 = getelementptr [19 x i64]* %output_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="output_addr_54"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load = load i64* %output_addr_54, align 8

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_55 = getelementptr [19 x i64]* %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_55"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="5">
<![CDATA[
:5  %output_load_2 = load i64* %output_addr_55, align 8

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load = load i64* %output_addr_54, align 8

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp = shl i64 %output_load, 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="5">
<![CDATA[
:5  %output_load_2 = load i64* %output_addr_55, align 8

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_379 = shl i64 %output_load, 1

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp1 = add i64 %output_load_2, %output_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp2 = add i64 %tmp, %tmp_379

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_291 = add nsw i64 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_addr_56 = getelementptr [19 x i64]* %output_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="output_addr_56"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:12  %output_load_3 = load i64* %output_addr_56, align 8

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %output_addr_57 = getelementptr [19 x i64]* %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_57"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
:15  %output_load_4 = load i64* %output_addr_57, align 8

]]></Node>
<StgValue><ssdm name="output_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:12  %output_load_3 = load i64* %output_addr_56, align 8

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_380 = shl i64 %output_load_3, 4

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
:15  %output_load_4 = load i64* %output_addr_57, align 8

]]></Node>
<StgValue><ssdm name="output_load_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_381 = shl i64 %output_load_3, 1

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp3 = add i64 %output_load_4, %output_load_3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp4 = add i64 %tmp_380, %tmp_381

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_292 = add nsw i64 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %output_addr_58 = getelementptr [19 x i64]* %output_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="output_addr_58"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
:22  %output_load_5 = load i64* %output_addr_58, align 8

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %output_addr_59 = getelementptr [19 x i64]* %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_59"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
:25  %output_load_6 = load i64* %output_addr_59, align 8

]]></Node>
<StgValue><ssdm name="output_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
:22  %output_load_5 = load i64* %output_addr_58, align 8

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_382 = shl i64 %output_load_5, 4

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
:25  %output_load_6 = load i64* %output_addr_59, align 8

]]></Node>
<StgValue><ssdm name="output_load_6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_383 = shl i64 %output_load_5, 1

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp5 = add i64 %output_load_6, %output_load_5

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp6 = add i64 %tmp_382, %tmp_383

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %tmp_293 = add nsw i64 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %output_addr_60 = getelementptr [19 x i64]* %output_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="output_addr_60"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
:32  %output_load_7 = load i64* %output_addr_60, align 8

]]></Node>
<StgValue><ssdm name="output_load_7"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %output_addr_61 = getelementptr [19 x i64]* %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_61"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
:35  %output_load_8 = load i64* %output_addr_61, align 8

]]></Node>
<StgValue><ssdm name="output_load_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
:32  %output_load_7 = load i64* %output_addr_60, align 8

]]></Node>
<StgValue><ssdm name="output_load_7"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %tmp_384 = shl i64 %output_load_7, 4

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
:35  %output_load_8 = load i64* %output_addr_61, align 8

]]></Node>
<StgValue><ssdm name="output_load_8"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_385 = shl i64 %output_load_7, 1

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp7 = add i64 %output_load_8, %output_load_7

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp8 = add i64 %tmp_384, %tmp_385

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_294 = add nsw i64 %tmp8, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %output_addr_62 = getelementptr [19 x i64]* %output_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="output_addr_62"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
:42  %output_load_9 = load i64* %output_addr_62, align 8

]]></Node>
<StgValue><ssdm name="output_load_9"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %output_addr_63 = getelementptr [19 x i64]* %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_63"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
:45  %output_load_10 = load i64* %output_addr_63, align 8

]]></Node>
<StgValue><ssdm name="output_load_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
:42  %output_load_9 = load i64* %output_addr_62, align 8

]]></Node>
<StgValue><ssdm name="output_load_9"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %tmp_386 = shl i64 %output_load_9, 4

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
:45  %output_load_10 = load i64* %output_addr_63, align 8

]]></Node>
<StgValue><ssdm name="output_load_10"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_387 = shl i64 %output_load_9, 1

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %tmp9 = add i64 %output_load_10, %output_load_9

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp10 = add i64 %tmp_386, %tmp_387

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %tmp_295 = add nsw i64 %tmp10, %tmp9

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %output_addr_64 = getelementptr [19 x i64]* %output_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="output_addr_64"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
:52  %output_load_11 = load i64* %output_addr_64, align 8

]]></Node>
<StgValue><ssdm name="output_load_11"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %output_addr_65 = getelementptr [19 x i64]* %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_65"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
:55  %output_load_12 = load i64* %output_addr_65, align 8

]]></Node>
<StgValue><ssdm name="output_load_12"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
:52  %output_load_11 = load i64* %output_addr_64, align 8

]]></Node>
<StgValue><ssdm name="output_load_11"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %tmp_388 = shl i64 %output_load_11, 4

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
:55  %output_load_12 = load i64* %output_addr_65, align 8

]]></Node>
<StgValue><ssdm name="output_load_12"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %tmp_389 = shl i64 %output_load_11, 1

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %tmp11 = add i64 %output_load_12, %output_load_11

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %tmp12 = add i64 %tmp_388, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %tmp_s = add nsw i64 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %output_addr_66 = getelementptr [19 x i64]* %output_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="output_addr_66"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
:62  %output_load_13 = load i64* %output_addr_66, align 8

]]></Node>
<StgValue><ssdm name="output_load_13"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %output_addr_67 = getelementptr [19 x i64]* %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_67"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
:65  %output_load_14 = load i64* %output_addr_67, align 8

]]></Node>
<StgValue><ssdm name="output_load_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
:62  %output_load_13 = load i64* %output_addr_66, align 8

]]></Node>
<StgValue><ssdm name="output_load_13"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %tmp_390 = shl i64 %output_load_13, 4

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
:65  %output_load_14 = load i64* %output_addr_67, align 8

]]></Node>
<StgValue><ssdm name="output_load_14"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:66  %tmp_391 = shl i64 %output_load_13, 1

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:67  %tmp13 = add i64 %output_load_14, %output_load_13

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:68  %tmp14 = add i64 %tmp_390, %tmp_391

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_296 = add nsw i64 %tmp14, %tmp13

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %output_addr_68 = getelementptr [19 x i64]* %output_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="output_addr_68"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="5">
<![CDATA[
:72  %output_load_15 = load i64* %output_addr_68, align 8

]]></Node>
<StgValue><ssdm name="output_load_15"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %output_addr_69 = getelementptr [19 x i64]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_69"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
:75  %output_load_16 = load i64* %output_addr_69, align 8

]]></Node>
<StgValue><ssdm name="output_load_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %output_addr = getelementptr [19 x i64]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="5">
<![CDATA[
:72  %output_load_15 = load i64* %output_addr_68, align 8

]]></Node>
<StgValue><ssdm name="output_load_15"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:73  %tmp_392 = shl i64 %output_load_15, 4

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
:75  %output_load_16 = load i64* %output_addr_69, align 8

]]></Node>
<StgValue><ssdm name="output_load_16"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:76  %tmp_393 = shl i64 %output_load_15, 1

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:77  %tmp15 = add i64 %output_load_16, %output_load_15

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:78  %tmp16 = add i64 %tmp_392, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:79  %tmp_297 = add nsw i64 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %output_addr_70 = getelementptr [19 x i64]* %output_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="output_addr_70"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
:82  %output_load_17 = load i64* %output_addr_70, align 8

]]></Node>
<StgValue><ssdm name="output_load_17"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="5">
<![CDATA[
:84  %output_load_18 = load i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name="output_load_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:10  store i64 %tmp_291, i64* %output_addr_55, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:20  store i64 %tmp_292, i64* %output_addr_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
:82  %output_load_17 = load i64* %output_addr_70, align 8

]]></Node>
<StgValue><ssdm name="output_load_17"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:83  %tmp_394 = shl i64 %output_load_17, 4

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="5">
<![CDATA[
:84  %output_load_18 = load i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name="output_load_18"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:85  %tmp_395 = shl i64 %output_load_17, 1

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:86  %tmp17 = add i64 %output_load_18, %output_load_17

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:87  %tmp18 = add i64 %tmp_394, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:88  %tmp_298 = add nsw i64 %tmp18, %tmp17

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:30  store i64 %tmp_293, i64* %output_addr_59, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:40  store i64 %tmp_294, i64* %output_addr_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:50  store i64 %tmp_295, i64* %output_addr_63, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:60  store i64 %tmp_s, i64* %output_addr_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:70  store i64 %tmp_296, i64* %output_addr_67, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:80  store i64 %tmp_297, i64* %output_addr_69, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:89  store i64 %tmp_298, i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
:90  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
