Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 30 00:16:47 2022
| Host         : LAPTOP-TURO99 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            4 |
|     10 |            2 |
|     12 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           10 |
| Yes          | No                    | No                     |             116 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             256 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------+-----------------------------+------------------+----------------+
| Clock Signal |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------+-----------------------------+-----------------------------+------------------+----------------+
|  clk_BUFG    | lcdc/E2_out                 |                             |                1 |              2 |
|  clk_BUFG    | lcdc/DB[3]_i_1_n_0          |                             |                1 |              8 |
|  clk_BUFG    | lcdc/ST[3]_i_1_n_0          |                             |                2 |              8 |
|  clk_BUFG    | lcdc/LCD_byte_tx[5]_i_1_n_0 |                             |                2 |              8 |
|  clk_BUFG    | lcdc/LCD_byte_tx[5]_i_1_n_0 | lcdc/LCD_byte_tx[7]_i_1_n_0 |                1 |              8 |
|  clk_BUFG    | btoh/DATA[6]_i_1_n_0        | btoh/DATA0_in[7]            |                1 |             10 |
|  clk_BUFG    | lcdc/E_timer[13]_i_2_n_0    | lcdc/E_timer[13]_i_1_n_0    |                2 |             10 |
|  clk_BUFG    | btoh/IDX[5]_i_1_n_0         |                             |                3 |             12 |
|  clk_BUFG    | lcdc/bit4_i_1_n_0           |                             |                4 |             20 |
|  clk_BUFG    | lcdc/E_timer[15]_i_2_n_0    | lcdc/E_timer1               |                4 |             22 |
|  clk_BUFG    | btoh/DATA0_in[7]            |                             |                5 |             28 |
|  clk_BUFG    | btoh/p_1_in__0[7]           |                             |                6 |             30 |
|  clk_BUFG    |                             |                             |               12 |             32 |
|  clk_BUFG    | btoh/DATA_WR                |                             |                2 |             32 |
|  clk_BUFG    | eswc/timer[0]_i_2__1_n_0    | eswc/timer[0]_i_1__0_n_0    |                5 |             40 |
|  clk_BUFG    | nswc/sel                    | nswc/clear                  |                5 |             40 |
|  clk_BUFG    | sswc/timer[0]_i_2__2_n_0    | sswc/timer[0]_i_1__1_n_0    |                5 |             40 |
|  clk_BUFG    | wswc/timer[0]_i_2__3_n_0    | wswc/timer[0]_i_1__2_n_0    |                5 |             40 |
|  clk_BUFG    | btoh/timer[23]_i_2_n_0      | btoh/timer[23]_i_1_n_0      |                6 |             46 |
|  clk_BUFG    |                             | lcdc/timer[35]_i_1_n_0      |               10 |             72 |
+--------------+-----------------------------+-----------------------------+------------------+----------------+


