
---------- Begin Simulation Statistics ----------
simSeconds                                   0.048007                       # Number of seconds simulated (Second)
simTicks                                  48006505500                       # Number of ticks simulated (Tick)
finalTick                                 50002559500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.38                       # Real time elapsed on the host (Second)
hostTickRate                               1035006544                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     673980                       # Number of bytes of host memory used (Byte)
simInsts                                     11703424                       # Number of instructions simulated (Count)
simOps                                       12716616                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   252322                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     274166                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         96013011                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                          10045236                       # Number of instructions committed (Count)
system.cpu.numOps                            10789301                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      97608                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               9.558064                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.104624                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu        5541235     51.36%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            50      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     51.36% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd        744001      6.90%     58.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu       1488000     13.79%     72.05% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     72.05% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     72.05% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc       744002      6.90%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       1508322     13.98%     92.92% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite       763691      7.08%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        10789301                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl       791922                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl       791922                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl       791921                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl            1                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall               1                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                  816743                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            816704                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             24442                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               792637                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   32                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  792593                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999944                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data        1440918                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1440918                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1440918                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1440918                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       878986                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          878986                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       878986                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         878986                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  45300484000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  45300484000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  45300484000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  45300484000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2319904                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2319904                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2319904                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2319904                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.378889                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.378889                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.378889                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.378889                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 51537.207646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 51537.207646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 51537.207646                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 51537.207646                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       744125                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            744125                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       878986                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       878986                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       878986                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       878986                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  44421498000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  44421498000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  44421498000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  44421498000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.378889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.378889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.378889                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.378889                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 50537.207646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 50537.207646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 50537.207646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 50537.207646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 878986                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       677227                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          677227                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       878986                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        878986                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  45300484000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  45300484000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1556213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1556213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.564824                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.564824                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51537.207646                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51537.207646                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       878986                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       878986                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  44421498000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  44421498000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.564824                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.564824                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50537.207646                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50537.207646                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       763691                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         763691                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data       763691                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       763691                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2322616                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             878986                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.642381                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          182                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          330                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10158602                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10158602                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions             4112257                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions             3074219                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions             812025                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions            788560                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        3191315                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3191315                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3191315                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3191315                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           24                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              24                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           24                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             24                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      1881000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      1881000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      1881000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      1881000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3191339                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3191339                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3191339                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3191339                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        78375                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        78375                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        78375                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        78375                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                25                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           24                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           24                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           24                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           24                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      1856000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      1856000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      1856000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      1856000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     25                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3191315                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3191315                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           24                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            24                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      1881000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      1881000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3191339                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3191339                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        78375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        78375                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           24                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           24                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      1856000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      1856000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 2501                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 25                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             100.040000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12765381                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12765381                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 10045236                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10789301                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 383237                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    383238                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                383237                       # number of overall hits (Count)
system.l2.overallHits::total                   383238                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   23                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               495749                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  495772                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  23                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              495749                       # number of overall misses (Count)
system.l2.overallMisses::total                 495772                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         1807500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     39056956500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        39058764000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        1807500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    39056956500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       39058764000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 24                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             878986                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                879010                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                24                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            878986                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               879010                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.958333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.564001                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.564012                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.958333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.564001                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.564012                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78586.956522                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78783.732292                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78783.723163                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78586.956522                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78783.732292                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78783.723163                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               421784                       # number of writebacks (Count)
system.l2.writebacks::total                    421784                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               23                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           495749                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              495772                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              23                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          495749                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             495772                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      1567500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  34099466500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    34101034000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      1567500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  34099466500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   34101034000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.958333                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.564001                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.564012                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.958333                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.564001                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.564012                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68152.173913                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68783.732292                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68783.702993                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68152.173913                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68783.732292                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68783.702993                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         495857                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           54                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             54                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            23                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               23                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      1807500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      1807500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           24                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             24                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.958333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.958333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78586.956522                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78586.956522                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           23                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           23                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      1567500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1567500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.958333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.958333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68152.173913                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68152.173913                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         383237                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            383237                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       495749                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          495749                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  39056956500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  39056956500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       878986                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        878986                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.564001                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.564001                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78783.732292                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78783.732292                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       495749                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       495749                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  34099466500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  34099466500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.564001                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.564001                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68783.732292                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68783.732292                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           25                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               25                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           25                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           25                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       744125                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           744125                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       744125                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       744125                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1178637                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     495857                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.376970                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      41.763897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       172.744776                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3881.491327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.010196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.042174                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.947630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  107                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  927                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  206                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1196                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1660                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   14560025                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  14560025                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    421784.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    493128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000215750500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        26020                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        26020                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1390420                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             396093                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      495773                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     421784                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    495773                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   421784                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2621                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                495773                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               421784                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  459340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   33812                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  24792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  26053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  26027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  26030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  26040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  26029                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  26027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  26079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  26115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  26724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  26182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  26204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  26314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  26021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  26020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  26020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        26020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.955957                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.621959                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.573100                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            867      3.33%      3.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31         25039     96.23%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            87      0.33%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             6      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             2      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             2      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            4      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            4      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         26020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        26020                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.210184                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.198301                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.643895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            23391     89.90%     89.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              151      0.58%     90.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2146      8.25%     98.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              304      1.17%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               26      0.10%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         26020                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  167744                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                31729472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             26994176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              660941088.49476659                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              562302457.11177623                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   48006587000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      52320.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         1536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     31560192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     26994496                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 31995.663587719377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 657414899.736870050430                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 562309122.875023722649                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       495749                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       421784                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       582750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  13691501500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1182626574000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24281.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27617.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2803867.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     31727936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       31729472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     26994176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     26994176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       495749                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          495773                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       421784                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         421784                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          31996                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      660909093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         660941088                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        31996                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         31996                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    562302457                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        562302457                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    562302457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         31996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     660909093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1223243546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               493152                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              421789                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        46171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        24412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        31974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        19876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        37583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        30996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        31189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        19514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        47284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        24234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        27866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        25482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        39761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        31762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        35141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        19907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        41417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        14779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        27382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        18855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        36399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        27011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        22283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        18312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        39704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        19864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        26873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        20987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        30831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        28816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        28954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        19322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4445484250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2465760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        13692084250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9014.43                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27764.43                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              443839                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             336934                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           79.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       134159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   436.449765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   312.189792                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   321.711010                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        17162     12.79%     12.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        28769     21.44%     34.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        22293     16.62%     50.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        14692     10.95%     61.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        15609     11.63%     73.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7361      5.49%     78.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5736      4.28%     83.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4466      3.33%     86.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18071     13.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       134159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              31561728                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           26994496                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              657.446895                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              562.309123                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       467769960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       248595270                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1725916500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1077606360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3789255600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  19522451550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1995143520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   28826738760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   600.475674                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5018907500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1602900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  41386272000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       490239540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       260549520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1795317300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1124132220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3789255600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  19738289460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1813606560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   29011390200                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   604.322058                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4546222500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1602900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  41859533500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              495773                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        421784                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             73796                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         495773                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1487126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1487126                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     58723648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 58723648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             495773                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   495773    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               495773                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2874537500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2612583000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         991353                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       495580                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             879011                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1165909                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           25                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           208934                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        878986                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           74                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2636958                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2637032                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    103879104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               103882304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          495857                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  26994176                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1374867                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000241                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.015514                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1374536     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     331      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1374867                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  50002559500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1623160500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             37500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1318479000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1758021                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       879011                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             331                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        77082606                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        18930405                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000050                       # Number of seconds simulated (Second)
simTicks                                     49748000                       # Number of ticks simulated (Tick)
finalTick                                 50052307500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.06                       # Real time elapsed on the host (Second)
hostTickRate                                822195755                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     675004                       # Number of bytes of host memory used (Byte)
simInsts                                     11713839                       # Number of instructions simulated (Count)
simOps                                       12728982                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                193259685                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  209967605                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            99496                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                             10415                       # Number of instructions committed (Count)
system.cpu.numOps                               12366                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                        902                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               9.553145                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.104678                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           88      0.71%      0.71% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu           7937     64.18%     64.90% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            31      0.25%     65.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv             11      0.09%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc           10      0.08%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead          2698     21.82%     87.13% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite         1591     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total           12366                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl         2282                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl         1994                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsIndirectControl          288                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl         1724                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl          558                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall             212                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsReturn           211                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                    3262                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              2243                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               320                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1313                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  194                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                     894                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.680883                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     294                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             246                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              241                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data           4009                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4009                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4009                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4009                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          333                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             333                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          333                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            333                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     29957000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     29957000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     29957000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     29957000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         4342                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          4342                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         4342                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         4342                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.076693                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.076693                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.076693                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.076693                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 89960.960961                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 89960.960961                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 89960.960961                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 89960.960961                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          258                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               258                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            21                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           21                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          312                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          312                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          312                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          312                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     27925000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     27925000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     27925000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     27925000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.071856                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.071856                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.071856                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.071856                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 89503.205128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 89503.205128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 89503.205128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 89503.205128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    315                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2551                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2551                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          288                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           288                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     26231000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     26231000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         2839                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         2839                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.101444                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.101444                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 91079.861111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 91079.861111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          286                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          286                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     25797000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     25797000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.100740                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.100740                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 90199.300699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 90199.300699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           85                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              85                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       342500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       342500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           88                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           88                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.034091                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.034091                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 114166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 114166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       339500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       339500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.034091                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.034091                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 113166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 113166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1458                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1458                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           45                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           45                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      3726000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      3726000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1503                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1503                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029940                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029940                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data        82800                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total        82800                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           19                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           19                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2128000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2128000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017299                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017299                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81846.153846                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81846.153846                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                54234                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1339                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              40.503361                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          607                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          363                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              18035                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             18035                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions                8230                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                  12                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions               2650                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions               671                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  92                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst           3747                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              3747                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          3747                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             3747                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          293                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             293                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          293                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            293                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     21889500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     21889500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     21889500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     21889500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         4040                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          4040                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         4040                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         4040                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.072525                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.072525                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.072525                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.072525                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74708.191126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74708.191126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74708.191126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74708.191126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          292                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               292                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          293                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          293                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          293                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          293                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     21597500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     21597500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     21597500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     21597500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.072525                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.072525                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.072525                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.072525                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73711.604096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73711.604096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73711.604096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73711.604096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    292                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         3747                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            3747                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          293                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           293                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     21889500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     21889500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         4040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         4040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.072525                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.072525                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74708.191126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74708.191126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          293                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          293                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     21597500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     21597500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.072525                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.072525                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73711.604096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73711.604096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3363551                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                548                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6137.866788                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          138                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              16452                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             16452                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                    10415                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12366                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     11                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        63                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    52                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    11                       # number of overall hits (Count)
system.l2.overallHits::total                       63                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  241                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  304                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     545                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 241                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 304                       # number of overall misses (Count)
system.l2.overallMisses::total                    545                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        20613500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        27673500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           48287000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       20613500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       27673500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          48287000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                293                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                315                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   608                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               293                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               315                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  608                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.822526                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.965079                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.896382                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.822526                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.965079                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.896382                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85533.195021                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91031.250000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total           88600                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85533.195021                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91031.250000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total          88600                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  610                       # number of writebacks (Count)
system.l2.writebacks::total                       610                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              241                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              304                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 545                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             241                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             304                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                545                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     18213500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     24633500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       42847000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     18213500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     24633500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      42847000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.822526                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.965079                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.896382                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.822526                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.965079                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.896382                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75574.688797                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81031.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 78618.348624                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75574.688797                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81031.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 78618.348624                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            740                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           241                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              241                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     20613500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     20613500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          293                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            293                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.822526                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.822526                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85533.195021                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85533.195021                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          241                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          241                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     18213500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     18213500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.822526                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.822526                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75574.688797                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75574.688797                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               29                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  29                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2424000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2424000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83586.206897                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83586.206897                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           29                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              29                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2134000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2134000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73586.206897                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73586.206897                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             11                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                11                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          275                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             275                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     25249500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     25249500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.961538                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.961538                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91816.363636                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91816.363636                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          275                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          275                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     22499500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     22499500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.961538                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.961538                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81816.363636                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81816.363636                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          292                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              292                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          292                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          292                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          258                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              258                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          258                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          258                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       591201                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4836                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     122.250000                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     118.119655                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       124.789713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3853.090633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.028838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.030466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.940696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  130                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1140                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  469                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  970                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1387                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10460                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10460                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       610.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       240.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       303.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000020564500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1629                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                571                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         544                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        610                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       544                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      610                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   544                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  610                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     461                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      80                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      14.621622                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     14.348345                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.851426                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 1      2.70%      2.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                1      2.70%      5.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                4     10.81%     16.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                2      5.41%     21.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                6     16.22%     37.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                4     10.81%     48.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                7     18.92%     67.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                2      5.41%     72.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                3      8.11%     81.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                4     10.81%     91.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                1      2.70%     94.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                1      2.70%     97.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                1      2.70%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.432432                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.408419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.929173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               30     81.08%     81.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                5     13.51%     94.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      5.41%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                39040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              699847230.03939855                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              784755166.03682566                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      49751000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      43111.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        15360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        19392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        38912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 308756130.899734675884                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 389804615.260915040970                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 782182198.279327869415                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          240                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          304                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          610                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8353500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     12071500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1211051000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34806.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39708.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1985329.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        15360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        19456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        39040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        39040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          240                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          610                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            610                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      308756131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      391091099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         699847230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    308756131                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     308756131                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    784755166                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        784755166                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    784755166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     308756131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     391091099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1484602396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  543                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 608                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10243750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2715000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           20425000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18865.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37615.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 312                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                361                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           59.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   155.256785                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   121.384290                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   126.285386                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          211     44.05%     44.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          106     22.13%     66.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255           69     14.41%     80.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           33      6.89%     87.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           25      5.22%     92.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           11      2.30%     94.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511            4      0.84%     95.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            8      1.67%     97.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            9      1.88%     99.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            1      0.21%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            2      0.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34752                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              38912                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              698.560746                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              782.182198                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               58.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1506540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          804540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1720740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1289340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     22252230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       364320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      32240190                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   648.070073                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       753000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     47175000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1906380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1013265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2156280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1884420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     22025940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       554880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      33843645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   680.301620                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1252500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     46675500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 515                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           610                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               127                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 29                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                29                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            515                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1825                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        73856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    73856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                544                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      544    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  544                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3835000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2942250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1281                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          737                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                578                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          868                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          292                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              187                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            293                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           286                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          877                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          945                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1822                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        36672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   74048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             740                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     39040                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1348                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003709                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.060813                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1343     99.63%     99.63% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       5      0.37%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1348                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     49748000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1157500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            438000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            472500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1215                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          607                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               5                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                           80554                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                           18942                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
