<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_dst_valid</thread>
	</reg_ops>
	<thread>
		<name>_dst_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>learn_clip_N_Muxb_1_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_dst</thread>
	</reg_ops>
	<thread>
		<name>_dst</name>
		<reg_bits>256</reg_bits>
		<reg_count>24</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>256</count>
			<total_area>1400.8320</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>964.7087</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2365.5407</total_area>
		<comb_area>964.7087</comb_area>
		<seq_area>1400.8320</seq_area>
		<total_bits>256</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>289</reg_bits>
		<reg_count>28</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>289</count>
			<total_area>1581.4080</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>827.0276</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2408.4356</total_area>
		<comb_area>827.0276</comb_area>
		<seq_area>1581.4080</seq_area>
		<total_bits>289</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>learn_clip_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9700</delay>
		<module_name>fp_add</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<count>8</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9700</delay>
		<module_name>fp_mul</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<count>8</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>546</reg_bits>
	<reg_count>53</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>546</count>
		<total_area>3361.1760</total_area>
		<unit_area>6.1560</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.1560</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>794.7529</mux_area>
	<control_area>0.6840</control_area>
	<total_area>4159.0069</total_area>
	<comb_area>797.8309</comb_area>
	<seq_area>3361.1760</seq_area>
	<total_bits>546</total_bits>
	<state_count>6</state_count>
	<module>
		<name>fp_add</name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<port>
			<name>clk</name>
			<direction>in</direction>
			<clock/>
		</port>
		<port>
			<name>rstn</name>
			<direction>in</direction>
		</port>
		<port>
			<name>src_valid</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>r_man</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_exp</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_sign</name>
			<direction>out</direction>
		</port>
		<port>
			<name>dst_valid</name>
			<direction>out</direction>
		</port>
	</module>
	<module>
		<name>fp_mul</name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<port>
			<name>clk</name>
			<direction>in</direction>
			<clock/>
		</port>
		<port>
			<name>rstn</name>
			<direction>in</direction>
		</port>
		<port>
			<name>src_valid</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>r_man</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_exp</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_sign</name>
			<direction>out</direction>
		</port>
		<port>
			<name>dst_valid</name>
			<direction>out</direction>
		</port>
	</module>
	<netlist>
		<module_name>learn_clip</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>771</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>772</source_loc>
		</port>
		<source_loc>
			<id>8231</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7893,8073</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>enable</name>
			<datatype W="1">bool</datatype>
			<source_loc>8231</source_loc>
		</port>
		<source_loc>
			<id>8799</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7894,8738</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>8799</source_loc>
		</port>
		<source_loc>
			<id>8234</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11942,8079,8621</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8234</source_loc>
		</port>
		<source_loc>
			<id>8237</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11943,8085,8628</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8237</source_loc>
		</port>
		<source_loc>
			<id>8240</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11944,8091,8651</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8240</source_loc>
		</port>
		<source_loc>
			<id>8243</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11945,8097,8656</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8243</source_loc>
		</port>
		<source_loc>
			<id>8246</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11946,8103,8660</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8246</source_loc>
		</port>
		<source_loc>
			<id>8253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11947,8109,8669</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8253</source_loc>
		</port>
		<source_loc>
			<id>8260</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11948,8117,8717</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8260</source_loc>
		</port>
		<source_loc>
			<id>8263</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11949,8131,8727</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8263</source_loc>
		</port>
		<source_loc>
			<id>8233</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11934,8077,8620</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8233</source_loc>
		</port>
		<source_loc>
			<id>8236</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11935,8083,8623</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8236</source_loc>
		</port>
		<source_loc>
			<id>8239</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11936,8089,8642</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8239</source_loc>
		</port>
		<source_loc>
			<id>8242</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11937,8095,8653</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8242</source_loc>
		</port>
		<source_loc>
			<id>8245</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11938,8101,8659</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8245</source_loc>
		</port>
		<source_loc>
			<id>8250</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11939,8107,8662</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8250</source_loc>
		</port>
		<source_loc>
			<id>8257</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11940,8113,8715</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8257</source_loc>
		</port>
		<source_loc>
			<id>8262</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11941,8129,8719</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8262</source_loc>
		</port>
		<source_loc>
			<id>8232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11926,8075,8617</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8232</source_loc>
		</port>
		<source_loc>
			<id>8235</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11927,8081,8622</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8235</source_loc>
		</port>
		<source_loc>
			<id>8238</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11928,8087,8636</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8238</source_loc>
		</port>
		<source_loc>
			<id>8241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11929,8093,8652</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8241</source_loc>
		</port>
		<source_loc>
			<id>8244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11930,8099,8658</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8244</source_loc>
		</port>
		<source_loc>
			<id>8247</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11931,8105,8661</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8247</source_loc>
		</port>
		<source_loc>
			<id>8256</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11932,8111,8670</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8256</source_loc>
		</port>
		<source_loc>
			<id>8261</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11933,8127,8718</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8261</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>scale_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9972</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>scale_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9971</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>scale_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9970</source_loc>
		</port>
		<source_loc>
			<id>8798</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9969,8736</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>zero_point_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8798</source_loc>
		</port>
		<source_loc>
			<id>8796</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9968,8734</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>zero_point_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8796</source_loc>
		</port>
		<source_loc>
			<id>8795</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9967,8728</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>zero_point_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8795</source_loc>
		</port>
		<source_loc>
			<id>7900</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7892,7897</sub_loc>
		</source_loc>
		<source_loc>
			<id>7901</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7900,7902,7903</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>7901</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8196</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18823,8051,8080,8142</sub_loc>
		</source_loc>
		<source_loc>
			<id>8438</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8196,8439,8441,8442</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8438</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8199</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18824,8054,8086,8148</sub_loc>
		</source_loc>
		<source_loc>
			<id>8446</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8199,8448,8449,8452</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8446</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8202</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18825,8057,8092,8154</sub_loc>
		</source_loc>
		<source_loc>
			<id>8455</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8202,8458,8459,8460</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8455</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8207</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18826,8060,8098,8160</sub_loc>
		</source_loc>
		<source_loc>
			<id>8461</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8207,8462,8463,8464</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8461</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8214</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18827,8063,8104,8166</sub_loc>
		</source_loc>
		<source_loc>
			<id>8466</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8214,8467,8468,8470</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8466</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8221</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18828,8066,8110,8179</sub_loc>
		</source_loc>
		<source_loc>
			<id>8471</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8221,8472,8474,8477</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8471</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8226</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18829,8069,8125,8187</sub_loc>
		</source_loc>
		<source_loc>
			<id>8485</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8226,8487,8488,8489</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8485</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8230</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18830,8072,8133,8193</sub_loc>
		</source_loc>
		<source_loc>
			<id>8490</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8230,8491,8493,8496</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8490</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>8195</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18815,8050,8078,8139</sub_loc>
		</source_loc>
		<source_loc>
			<id>8380</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8195,8381,8382,8383</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8380</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8198</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18816,8053,8084,8146</sub_loc>
		</source_loc>
		<source_loc>
			<id>8384</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8198,8385,8386,8387</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8384</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18817,8056,8090,8152</sub_loc>
		</source_loc>
		<source_loc>
			<id>8388</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8201,8389,8390,8392</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8388</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8204</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18818,8059,8096,8158</sub_loc>
		</source_loc>
		<source_loc>
			<id>8394</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8204,8396,8397,8398</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8394</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18819,8062,8102,8164</sub_loc>
		</source_loc>
		<source_loc>
			<id>8399</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8213,8401,8402,8420</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8399</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8220</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18820,8065,8108,8176</sub_loc>
		</source_loc>
		<source_loc>
			<id>8421</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8220,8422,8423,8424</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8421</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8224</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18821,8068,8114,8185</sub_loc>
		</source_loc>
		<source_loc>
			<id>8425</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8224,8426,8430,8432</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8425</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8229</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18822,8071,8130,8191</sub_loc>
		</source_loc>
		<source_loc>
			<id>8433</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8229,8434,8435,8436</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8433</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>8194</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18807,8049,8076,8137</sub_loc>
		</source_loc>
		<source_loc>
			<id>8497</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8194,8498,8499,8500</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8497</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8197</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18808,8052,8082,8144</sub_loc>
		</source_loc>
		<source_loc>
			<id>8502</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8197,8503,8504,8505</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8502</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18809,8055,8088,8150</sub_loc>
		</source_loc>
		<source_loc>
			<id>8506</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8200,8507,8508,8509</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8506</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8203</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18810,8058,8094,8156</sub_loc>
		</source_loc>
		<source_loc>
			<id>8510</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8203,8511,8512,8513</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8510</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8210</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18811,8061,8100,8162</sub_loc>
		</source_loc>
		<source_loc>
			<id>8514</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8210,8515,8516,8517</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8514</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8215</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18812,8064,8106,8172</sub_loc>
		</source_loc>
		<source_loc>
			<id>8518</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8215,8519,8520,8521</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8518</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18813,8067,8112,8182</sub_loc>
		</source_loc>
		<source_loc>
			<id>8522</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8223,8523,8524,8525</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8522</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>8227</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18814,8070,8128,8189</sub_loc>
		</source_loc>
		<source_loc>
			<id>8526</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8227,8531,8532,8534</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8526</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<signal>
			<name>learn_clip_N_Muxb_1_2_0_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7896</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>8845</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8583,8785</sub_loc>
		</source_loc>
		<source_loc>
			<id>8886</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8845,8891,8892</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8886</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8847</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8581,8786</sub_loc>
		</source_loc>
		<source_loc>
			<id>8862</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8847,8863,8864</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8862</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8848</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8580,8790</sub_loc>
		</source_loc>
		<source_loc>
			<id>8919</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8848,8920,8921</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8919</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8832</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8587,8782</sub_loc>
		</source_loc>
		<source_loc>
			<id>8894</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8832,8896,8897</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8894</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8834</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8586,8783</sub_loc>
		</source_loc>
		<source_loc>
			<id>8865</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8834,8866,8867</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8865</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8837</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8584,8784</sub_loc>
		</source_loc>
		<source_loc>
			<id>8922</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8837,8923,8924</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8922</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8828</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8591,8762</sub_loc>
		</source_loc>
		<source_loc>
			<id>8899</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8828,8900,8902</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8899</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8830</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8590,8780</sub_loc>
		</source_loc>
		<source_loc>
			<id>8868</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8830,8869,8870</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8868</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8831</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8589,8781</sub_loc>
		</source_loc>
		<source_loc>
			<id>8927</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8831,8930,8933</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8927</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8824</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8594,8758</sub_loc>
		</source_loc>
		<source_loc>
			<id>8903</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8824,8905,8906</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8903</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8826</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8593,8759</sub_loc>
		</source_loc>
		<source_loc>
			<id>8871</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8826,8872,8873</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8871</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8592,8761</sub_loc>
		</source_loc>
		<source_loc>
			<id>8934</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8827,8935,8940</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8934</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8821</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8597,8754</sub_loc>
		</source_loc>
		<source_loc>
			<id>8907</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8821,8908,8909</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8907</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8822</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8596,8756</sub_loc>
		</source_loc>
		<source_loc>
			<id>8874</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8822,8875,8876</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8874</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8595,8757</sub_loc>
		</source_loc>
		<source_loc>
			<id>8941</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8823,8943,8944</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8941</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8818</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8600,8749</sub_loc>
		</source_loc>
		<source_loc>
			<id>8910</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8818,8911,8912</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8910</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8819</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8599,8750</sub_loc>
		</source_loc>
		<source_loc>
			<id>8877</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8819,8878,8879</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8877</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8598,8752</sub_loc>
		</source_loc>
		<source_loc>
			<id>8946</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8820,8947,8949</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8946</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8603,8746</sub_loc>
		</source_loc>
		<source_loc>
			<id>8913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8809,8914,8915</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8913</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8812</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8602,8747</sub_loc>
		</source_loc>
		<source_loc>
			<id>8880</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8812,8881,8882</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8880</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8601,8748</sub_loc>
		</source_loc>
		<source_loc>
			<id>8950</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8815,8951,8952</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8950</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8801</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8616,8739</sub_loc>
		</source_loc>
		<source_loc>
			<id>8956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8801,8957,8958</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>8956</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8802</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8606,8743</sub_loc>
		</source_loc>
		<source_loc>
			<id>8916</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8802,8917,8918</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8916</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8806</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8605,8744</sub_loc>
		</source_loc>
		<source_loc>
			<id>8883</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8806,8884,8885</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8883</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8808</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8604,8745</sub_loc>
		</source_loc>
		<source_loc>
			<id>8953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8808,8954,8955</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8953</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mul_valid_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>10445</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10437</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10429</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10421</source_loc>
		</signal>
		<source_loc>
			<id>8282</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10469,8140</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8282</source_loc>
		</signal>
		<source_loc>
			<id>8276</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10461,8138</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8276</source_loc>
		</signal>
		<source_loc>
			<id>8268</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10453,8136</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8268</source_loc>
		</signal>
		<signal>
			<name>add_valid_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>7895</source_loc>
		</signal>
		<signal>
			<name>mul_valid_1</name>
			<datatype W="1">bool</datatype>
			<source_loc>10446</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10438</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10430</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10422</source_loc>
		</signal>
		<source_loc>
			<id>8293</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10470,8147</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8293</source_loc>
		</signal>
		<source_loc>
			<id>8292</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10462,8145</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8292</source_loc>
		</signal>
		<source_loc>
			<id>8291</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10454,8143</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8291</source_loc>
		</signal>
		<signal>
			<name>add_valid_1</name>
			<datatype W="1">bool</datatype>
			<source_loc>10478</source_loc>
		</signal>
		<signal>
			<name>mul_valid_2</name>
			<datatype W="1">bool</datatype>
			<source_loc>10447</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10439</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10431</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10423</source_loc>
		</signal>
		<source_loc>
			<id>8299</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10471,8153</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8299</source_loc>
		</signal>
		<source_loc>
			<id>8298</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10463,8151</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8298</source_loc>
		</signal>
		<source_loc>
			<id>8296</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10455,8149</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8296</source_loc>
		</signal>
		<signal>
			<name>add_valid_2</name>
			<datatype W="1">bool</datatype>
			<source_loc>10479</source_loc>
		</signal>
		<signal>
			<name>mul_valid_3</name>
			<datatype W="1">bool</datatype>
			<source_loc>10448</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10440</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10432</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10424</source_loc>
		</signal>
		<source_loc>
			<id>8302</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10472,8159</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8302</source_loc>
		</signal>
		<source_loc>
			<id>8301</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10464,8157</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8301</source_loc>
		</signal>
		<source_loc>
			<id>8300</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10456,8155</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8300</source_loc>
		</signal>
		<signal>
			<name>add_valid_3</name>
			<datatype W="1">bool</datatype>
			<source_loc>10480</source_loc>
		</signal>
		<signal>
			<name>mul_valid_4</name>
			<datatype W="1">bool</datatype>
			<source_loc>10449</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10441</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10433</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10425</source_loc>
		</signal>
		<source_loc>
			<id>8355</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10473,8165</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8355</source_loc>
		</signal>
		<source_loc>
			<id>8310</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10465,8163</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8310</source_loc>
		</signal>
		<source_loc>
			<id>8309</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10457,8161</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8309</source_loc>
		</signal>
		<signal>
			<name>add_valid_4</name>
			<datatype W="1">bool</datatype>
			<source_loc>10481</source_loc>
		</signal>
		<signal>
			<name>mul_valid_5</name>
			<datatype W="1">bool</datatype>
			<source_loc>10450</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10442</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10434</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10426</source_loc>
		</signal>
		<source_loc>
			<id>8359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10474,8177</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8359</source_loc>
		</signal>
		<source_loc>
			<id>8358</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10466,8174</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8358</source_loc>
		</signal>
		<source_loc>
			<id>8357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10458,8171</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8357</source_loc>
		</signal>
		<signal>
			<name>add_valid_5</name>
			<datatype W="1">bool</datatype>
			<source_loc>10482</source_loc>
		</signal>
		<signal>
			<name>mul_valid_6</name>
			<datatype W="1">bool</datatype>
			<source_loc>10451</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10443</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10435</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10427</source_loc>
		</signal>
		<source_loc>
			<id>8374</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10475,8186</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8374</source_loc>
		</signal>
		<source_loc>
			<id>8368</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10467,8183</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8368</source_loc>
		</signal>
		<source_loc>
			<id>8367</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10459,8180</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8367</source_loc>
		</signal>
		<signal>
			<name>add_valid_6</name>
			<datatype W="1">bool</datatype>
			<source_loc>10483</source_loc>
		</signal>
		<signal>
			<name>mul_valid_7</name>
			<datatype W="1">bool</datatype>
			<source_loc>10452</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10444</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10436</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10428</source_loc>
		</signal>
		<source_loc>
			<id>8794</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10136,8613,8740</sub_loc>
		</source_loc>
		<source_loc>
			<id>8853</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8794,8856,8857</sub_loc>
		</source_loc>
		<signal>
			<name>r1_zero_point_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8853</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>8793</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10135,8610,8741</sub_loc>
		</source_loc>
		<source_loc>
			<id>8849</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8793,8850,8851</sub_loc>
		</source_loc>
		<signal>
			<name>r1_zero_point_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8849</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>8792</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10134,8607,8742</sub_loc>
		</source_loc>
		<source_loc>
			<id>8858</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8792,8859,8860</sub_loc>
		</source_loc>
		<signal>
			<name>r1_zero_point_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8858</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>8379</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10476,8192</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>8379</source_loc>
		</signal>
		<source_loc>
			<id>8378</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10468,8190</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>8378</source_loc>
		</signal>
		<source_loc>
			<id>8376</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10460,8188</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8376</source_loc>
		</signal>
		<signal>
			<name>add_valid_7</name>
			<datatype W="1">bool</datatype>
			<source_loc>10484</source_loc>
		</signal>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_7</name>
			<instance_name>u_fp_add_7</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_7</port_conn>
			<port_conn>a_man,mul_result_man_7</port_conn>
			<port_conn>a_exp,mul_result_exp_7</port_conn>
			<port_conn>a_sign,mul_result_sign_7</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_7</port_conn>
			<port_conn>r_exp,add_result_exp_7</port_conn>
			<port_conn>r_sign,add_result_sign_7</port_conn>
			<port_conn>dst_valid,add_valid_7</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_6</name>
			<instance_name>u_fp_add_6</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_6</port_conn>
			<port_conn>a_man,mul_result_man_6</port_conn>
			<port_conn>a_exp,mul_result_exp_6</port_conn>
			<port_conn>a_sign,mul_result_sign_6</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_6</port_conn>
			<port_conn>r_exp,add_result_exp_6</port_conn>
			<port_conn>r_sign,add_result_sign_6</port_conn>
			<port_conn>dst_valid,add_valid_6</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_5</name>
			<instance_name>u_fp_add_5</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_5</port_conn>
			<port_conn>a_man,mul_result_man_5</port_conn>
			<port_conn>a_exp,mul_result_exp_5</port_conn>
			<port_conn>a_sign,mul_result_sign_5</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_5</port_conn>
			<port_conn>r_exp,add_result_exp_5</port_conn>
			<port_conn>r_sign,add_result_sign_5</port_conn>
			<port_conn>dst_valid,add_valid_5</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_4</name>
			<instance_name>u_fp_add_4</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_4</port_conn>
			<port_conn>a_man,mul_result_man_4</port_conn>
			<port_conn>a_exp,mul_result_exp_4</port_conn>
			<port_conn>a_sign,mul_result_sign_4</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_4</port_conn>
			<port_conn>r_exp,add_result_exp_4</port_conn>
			<port_conn>r_sign,add_result_sign_4</port_conn>
			<port_conn>dst_valid,add_valid_4</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_3</name>
			<instance_name>u_fp_add_3</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_3</port_conn>
			<port_conn>a_man,mul_result_man_3</port_conn>
			<port_conn>a_exp,mul_result_exp_3</port_conn>
			<port_conn>a_sign,mul_result_sign_3</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_3</port_conn>
			<port_conn>r_exp,add_result_exp_3</port_conn>
			<port_conn>r_sign,add_result_sign_3</port_conn>
			<port_conn>dst_valid,add_valid_3</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_2</name>
			<instance_name>u_fp_add_2</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_2</port_conn>
			<port_conn>a_man,mul_result_man_2</port_conn>
			<port_conn>a_exp,mul_result_exp_2</port_conn>
			<port_conn>a_sign,mul_result_sign_2</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_2</port_conn>
			<port_conn>r_exp,add_result_exp_2</port_conn>
			<port_conn>r_sign,add_result_sign_2</port_conn>
			<port_conn>dst_valid,add_valid_2</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_1</name>
			<instance_name>u_fp_add_1</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_1</port_conn>
			<port_conn>a_man,mul_result_man_1</port_conn>
			<port_conn>a_exp,mul_result_exp_1</port_conn>
			<port_conn>a_sign,mul_result_sign_1</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_1</port_conn>
			<port_conn>r_exp,add_result_exp_1</port_conn>
			<port_conn>r_sign,add_result_sign_1</port_conn>
			<port_conn>dst_valid,add_valid_1</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_0</name>
			<instance_name>u_fp_add_0</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_0</port_conn>
			<port_conn>a_man,mul_result_man_0</port_conn>
			<port_conn>a_exp,mul_result_exp_0</port_conn>
			<port_conn>a_sign,mul_result_sign_0</port_conn>
			<port_conn>b_man,r1_zero_point_man</port_conn>
			<port_conn>b_exp,r1_zero_point_exp</port_conn>
			<port_conn>b_sign,r1_zero_point_sign</port_conn>
			<port_conn>r_man,add_result_man_0</port_conn>
			<port_conn>r_exp,add_result_exp_0</port_conn>
			<port_conn>r_sign,add_result_sign_0</port_conn>
			<port_conn>dst_valid,add_valid_0</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_7</name>
			<instance_name>u_fp_mul_7</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_7</port_conn>
			<port_conn>a_exp,r_src_exp_7</port_conn>
			<port_conn>a_sign,r_src_sign_7</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_7</port_conn>
			<port_conn>r_exp,mul_result_exp_7</port_conn>
			<port_conn>r_sign,mul_result_sign_7</port_conn>
			<port_conn>dst_valid,mul_valid_7</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_6</name>
			<instance_name>u_fp_mul_6</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_6</port_conn>
			<port_conn>a_exp,r_src_exp_6</port_conn>
			<port_conn>a_sign,r_src_sign_6</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_6</port_conn>
			<port_conn>r_exp,mul_result_exp_6</port_conn>
			<port_conn>r_sign,mul_result_sign_6</port_conn>
			<port_conn>dst_valid,mul_valid_6</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_5</name>
			<instance_name>u_fp_mul_5</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_5</port_conn>
			<port_conn>a_exp,r_src_exp_5</port_conn>
			<port_conn>a_sign,r_src_sign_5</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_5</port_conn>
			<port_conn>r_exp,mul_result_exp_5</port_conn>
			<port_conn>r_sign,mul_result_sign_5</port_conn>
			<port_conn>dst_valid,mul_valid_5</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_4</name>
			<instance_name>u_fp_mul_4</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_4</port_conn>
			<port_conn>a_exp,r_src_exp_4</port_conn>
			<port_conn>a_sign,r_src_sign_4</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_4</port_conn>
			<port_conn>r_exp,mul_result_exp_4</port_conn>
			<port_conn>r_sign,mul_result_sign_4</port_conn>
			<port_conn>dst_valid,mul_valid_4</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_3</name>
			<instance_name>u_fp_mul_3</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_3</port_conn>
			<port_conn>a_exp,r_src_exp_3</port_conn>
			<port_conn>a_sign,r_src_sign_3</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_3</port_conn>
			<port_conn>r_exp,mul_result_exp_3</port_conn>
			<port_conn>r_sign,mul_result_sign_3</port_conn>
			<port_conn>dst_valid,mul_valid_3</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_2</name>
			<instance_name>u_fp_mul_2</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_2</port_conn>
			<port_conn>a_exp,r_src_exp_2</port_conn>
			<port_conn>a_sign,r_src_sign_2</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_2</port_conn>
			<port_conn>r_exp,mul_result_exp_2</port_conn>
			<port_conn>r_sign,mul_result_sign_2</port_conn>
			<port_conn>dst_valid,mul_valid_2</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_1</name>
			<instance_name>u_fp_mul_1</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_1</port_conn>
			<port_conn>a_exp,r_src_exp_1</port_conn>
			<port_conn>a_sign,r_src_sign_1</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_1</port_conn>
			<port_conn>r_exp,mul_result_exp_1</port_conn>
			<port_conn>r_sign,mul_result_sign_1</port_conn>
			<port_conn>dst_valid,mul_valid_1</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_0</name>
			<instance_name>u_fp_mul_0</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_0</port_conn>
			<port_conn>a_exp,r_src_exp_0</port_conn>
			<port_conn>a_sign,r_src_sign_0</port_conn>
			<port_conn>b_man,scale_man</port_conn>
			<port_conn>b_exp,scale_exp</port_conn>
			<port_conn>b_sign,scale_sign</port_conn>
			<port_conn>r_man,mul_result_man_0</port_conn>
			<port_conn>r_exp,mul_result_exp_0</port_conn>
			<port_conn>r_sign,mul_result_sign_0</port_conn>
			<port_conn>dst_valid,mul_valid_0</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<source_loc>
			<id>2938</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>81</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>7749</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>772,2938</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dst_valid</name>
			</lhs>
			<rhs>
				<name>learn_clip_N_Muxb_1_2_0_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7749</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<thread>
			<name>learn_clip_N_Muxb_1_2_0_4_1</name>
			<dissolved_from>learn_clip_N_Muxb_1_2_0_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>add_valid_0</name>
			</rhs>
			<lhs>
				<name>learn_clip_N_Muxb_1_2_0_4_1_out1</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>10622</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<source_loc>
			<id>2900</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>66</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>7757</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>772,2900</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst_sign_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_0</name>
			</lhs>
			<rhs>
				<name>add_result_sign_0</name>
			</rhs>
			<rhs>
				<name>src_sign_0</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_1</name>
			</lhs>
			<rhs>
				<name>add_result_sign_1</name>
			</rhs>
			<rhs>
				<name>src_sign_1</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_2</name>
			</lhs>
			<rhs>
				<name>add_result_sign_2</name>
			</rhs>
			<rhs>
				<name>src_sign_2</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_3</name>
			</lhs>
			<rhs>
				<name>add_result_sign_3</name>
			</rhs>
			<rhs>
				<name>src_sign_3</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_4</name>
			</lhs>
			<rhs>
				<name>add_result_sign_4</name>
			</rhs>
			<rhs>
				<name>src_sign_4</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_5</name>
			</lhs>
			<rhs>
				<name>add_result_sign_5</name>
			</rhs>
			<rhs>
				<name>src_sign_5</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_6</name>
			</lhs>
			<rhs>
				<name>add_result_sign_6</name>
			</rhs>
			<rhs>
				<name>src_sign_6</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_7</name>
			</lhs>
			<rhs>
				<name>add_result_sign_7</name>
			</rhs>
			<rhs>
				<name>src_sign_7</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_0</name>
			</lhs>
			<rhs>
				<name>add_result_exp_0</name>
			</rhs>
			<rhs>
				<name>src_exp_0</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_1</name>
			</lhs>
			<rhs>
				<name>add_result_exp_1</name>
			</rhs>
			<rhs>
				<name>src_exp_1</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_2</name>
			</lhs>
			<rhs>
				<name>add_result_exp_2</name>
			</rhs>
			<rhs>
				<name>src_exp_2</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_3</name>
			</lhs>
			<rhs>
				<name>add_result_exp_3</name>
			</rhs>
			<rhs>
				<name>src_exp_3</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_4</name>
			</lhs>
			<rhs>
				<name>add_result_exp_4</name>
			</rhs>
			<rhs>
				<name>src_exp_4</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_5</name>
			</lhs>
			<rhs>
				<name>add_result_exp_5</name>
			</rhs>
			<rhs>
				<name>src_exp_5</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_6</name>
			</lhs>
			<rhs>
				<name>add_result_exp_6</name>
			</rhs>
			<rhs>
				<name>src_exp_6</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_7</name>
			</lhs>
			<rhs>
				<name>add_result_exp_7</name>
			</rhs>
			<rhs>
				<name>src_exp_7</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_0</name>
			</lhs>
			<rhs>
				<name>add_result_man_0</name>
			</rhs>
			<rhs>
				<name>src_man_0</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_1</name>
			</lhs>
			<rhs>
				<name>add_result_man_1</name>
			</rhs>
			<rhs>
				<name>src_man_1</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_2</name>
			</lhs>
			<rhs>
				<name>add_result_man_2</name>
			</rhs>
			<rhs>
				<name>src_man_2</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_3</name>
			</lhs>
			<rhs>
				<name>add_result_man_3</name>
			</rhs>
			<rhs>
				<name>src_man_3</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_4</name>
			</lhs>
			<rhs>
				<name>add_result_man_4</name>
			</rhs>
			<rhs>
				<name>src_man_4</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_5</name>
			</lhs>
			<rhs>
				<name>add_result_man_5</name>
			</rhs>
			<rhs>
				<name>src_man_5</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_6</name>
			</lhs>
			<rhs>
				<name>add_result_man_6</name>
			</rhs>
			<rhs>
				<name>src_man_6</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_7</name>
			</lhs>
			<rhs>
				<name>add_result_man_7</name>
			</rhs>
			<rhs>
				<name>src_man_7</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>7757</source_loc>
			<thread>_dst</thread>
		</thread>
		<source_loc>
			<id>2852</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>39</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>7809</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>772,2852</sub_loc>
		</source_loc>
		<thread>
			<name>drive_r1_zero_point_sign</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_zero_point_sign</name>
			</lhs>
			<rhs>
				<name>zero_point_sign</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_zero_point_exp</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_zero_point_exp</name>
			</lhs>
			<rhs>
				<name>zero_point_exp</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_zero_point_man</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_zero_point_man</name>
			</lhs>
			<rhs>
				<name>zero_point_man</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_valid</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_0</name>
			</lhs>
			<rhs>
				<name>src_sign_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_1</name>
			</lhs>
			<rhs>
				<name>src_sign_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_2</name>
			</lhs>
			<rhs>
				<name>src_sign_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_3</name>
			</lhs>
			<rhs>
				<name>src_sign_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_4</name>
			</lhs>
			<rhs>
				<name>src_sign_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_5</name>
			</lhs>
			<rhs>
				<name>src_sign_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_6</name>
			</lhs>
			<rhs>
				<name>src_sign_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_7</name>
			</lhs>
			<rhs>
				<name>src_sign_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_0</name>
			</lhs>
			<rhs>
				<name>src_exp_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_1</name>
			</lhs>
			<rhs>
				<name>src_exp_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_2</name>
			</lhs>
			<rhs>
				<name>src_exp_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_3</name>
			</lhs>
			<rhs>
				<name>src_exp_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_4</name>
			</lhs>
			<rhs>
				<name>src_exp_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_5</name>
			</lhs>
			<rhs>
				<name>src_exp_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_6</name>
			</lhs>
			<rhs>
				<name>src_exp_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_7</name>
			</lhs>
			<rhs>
				<name>src_exp_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_0</name>
			</lhs>
			<rhs>
				<name>src_man_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_1</name>
			</lhs>
			<rhs>
				<name>src_man_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_2</name>
			</lhs>
			<rhs>
				<name>src_man_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_3</name>
			</lhs>
			<rhs>
				<name>src_man_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_4</name>
			</lhs>
			<rhs>
				<name>src_man_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_5</name>
			</lhs>
			<rhs>
				<name>src_man_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_6</name>
			</lhs>
			<rhs>
				<name>src_man_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_7</name>
			</lhs>
			<rhs>
				<name>src_man_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7809</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>7904</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7896</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>learn_clip_N_Muxb_1_2_0_4</module_name>
			<name>learn_clip_N_Muxb_1_2_0_4_1</name>
			<instance_name>learn_clip_N_Muxb_1_2_0_4_1</instance_name>
			<source_loc>7904</source_loc>
			<thread>_dst_valid</thread>
			<dissolved_to>learn_clip_N_Muxb_1_2_0_4_1</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 1 warnings, area=4159, bits=546</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>210</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>210</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>100</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>3</count>
		</message_count>
	</message_counts>
	<end_time>Thu Jan  7 10:31:57 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>14</real_time>
			<cpu_time>13</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>22</real_time>
			<cpu_time>15</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>22</real_time>
			<cpu_time>15</cpu_time>
		</phase>
	</timers>
	<footprint>560120</footprint>
	<subprocess_footprint>732820</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
