// Seed: 2733666200
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_14;
  assign module_1.id_2 = 0;
  wire id_15;
  assign id_14 = 1'b0 == id_11;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output tri   id_2,
    input  wor   id_3,
    output uwire id_4
);
  assign id_4 = id_3;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always id_0 <= #1 1;
endmodule
