{
    "DESIGN_NAME": "cdc_2ff_sync",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk_out",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    "BASE_SDC_FILE": "dir::cdc_2ff_sync.sdc",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 34.5 57.12",
    "FP_PDN_AUTO_ADJUST": false
}
