{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763183253174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763183253175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 23:07:33 2025 " "Processing started: Fri Nov 14 23:07:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763183253175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1763183253175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1763183253175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1763183254245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1763183254245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_control_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_control_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_control_fsm " "Found entity 1: dsa_control_fsm" {  } { { "dsa_control_fsm.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/dsa_control_fsm.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183271459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763183271459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TOTAL_PIXELS total_pixels testbench_fsms.sv(12) " "Verilog HDL Declaration information at testbench_fsms.sv(12): object \"TOTAL_PIXELS\" differs only in case from object \"total_pixels\" in the same scope" {  } { { "testbench_fsms.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/testbench_fsms.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1763183271466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_fsms.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_fsms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_fsms " "Found entity 1: testbench_fsms" {  } { { "testbench_fsms.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/testbench_fsms.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183271468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763183271468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsa_control_fsm " "Elaborating entity \"dsa_control_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1763183271551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dsa_control_fsm.sv(43) " "Verilog HDL assignment warning at dsa_control_fsm.sv(43): truncated value with size 32 to match size of target (16)" {  } { { "dsa_control_fsm.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/dsa_control_fsm.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763183271560 "|dsa_control_fsm"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/output_files/parallel_fpga.map.smsg " "Generated suppressed messages file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/output_files/parallel_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1763183271912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763183271938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 23:07:51 2025 " "Processing ended: Fri Nov 14 23:07:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763183271938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763183271938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763183271938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1763183271938 ""}
