# CAP17_Processor Verilog 

CAD Final Project , CISC architecture 

In this project, we implement CAD Course Final Project (CAP17 Processor) with CISC architecture in Verilog HDL 

MainModule : CAP17_Processor 

SubModules : 1.MainMemory  2.RegisterBank  3.ControlUnit 4.ALU 

