+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1024x1024x1024
MPI ranks:  512
Grids: (8, 8, 8)  (1, 16, 32)  (16, 1, 32)  (16, 32, 1)  (8, 8, 8)  
Time per run: 0.437159 (s)
Performance:  368.427 GFlops/s
Memory usage: 64MB/rank
Tolerance:    0.0005
Max error:    1.66893e-06

Application 28483653 resources: utime ~3214s, stime ~853s, Rss ~173264, inblocks ~842088, outblocks ~160
