ä»¥ä¸‹æ˜¯ä¸º `counter_8bit` æ¨¡å—è®¾è®¡çš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šçš„æµ‹è¯•è¦æ±‚ï¼š

```verilog
`timescale 1ns / 1ps

module counter_8bit_tb;

    // 1. testbenchæ¨¡å—å£°æ˜
    reg clk;
    reg rst_n;
    reg enable;
    reg up_down;
    wire [7:0] count;
    wire overflow;

    // 2. ä¿¡å·å£°æ˜
    // å·²åœ¨ä¸Šé¢å£°æ˜

    // 3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    initial begin
        clk = 0;
        rst_n = 0;
        enable = 0;
        up_down = 0;
        #10 rst_n = 1; // é‡Šæ”¾å¤ä½
    end

    always #5 clk = ~clk; // æ—¶é’Ÿå‘¨æœŸä¸º10ns

    // 4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    counter_8bit uut (
        .clk(clk),
        .rst_n(rst_n),
        .enable(enable),
        .up_down(up_down),
        .count(count),
        .overflow(overflow)
    );

    // 5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        $monitor("Time: %t | clk=%b, rst_n=%b, enable=%b, up_down=%b, count=0x%h, overflow=%b",
                 $time, clk, rst_n, enable, up_down, count, overflow);

        // åˆå§‹çŠ¶æ€
        #10;

        // æµ‹è¯•å¼‚æ­¥å¤ä½åŠŸèƒ½
        $display("=== Test 1: Asynchronous Reset ===");
        rst_n = 0;
        #10;
        $display("After reset: count = 0x%h", count);
        rst_n = 1;
        #10;

        // æµ‹è¯•è®¡æ•°ä½¿èƒ½åŠŸèƒ½
        $display("=== Test 2: Enable Function ===");
        enable = 1;
        up_down = 1; // ä¸Šè®¡æ•°
        #100; // ç­‰å¾…10ä¸ªæ—¶é’Ÿå‘¨æœŸ

        // æµ‹è¯•ä¸Šè®¡æ•°æ¨¡å¼
        $display("=== Test 3: Up Counting Mode ===");
        enable = 1;
        up_down = 1;
        #100;

        // æµ‹è¯•ä¸‹è®¡æ•°æ¨¡å¼
        $display("=== Test 4: Down Counting Mode ===");
        enable = 1;
        up_down = 0;
        #100;

        // æµ‹è¯•æº¢å‡ºæ£€æµ‹
        $display("=== Test 5: Overflow Detection ===");
        enable = 1;
        up_down = 1;
        #100; // è®¡æ•°åˆ°æœ€å¤§å€¼åæº¢å‡º
        $display("Overflow detected at count = 0x%h", count);

        // æµ‹è¯•ä¸‹æº¢å‡º
        enable = 1;
        up_down = 0;
        #100; // è®¡æ•°åˆ°æœ€å°å€¼åæº¢å‡º
        $display("Underflow detected at count = 0x%h", count);

        // ç»“æŸä»¿çœŸ
        #100;
        $finish;
    end

    // 6. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º
    // ä½¿ç”¨$monitorè‡ªåŠ¨æ‰“å°å…³é”®ä¿¡å·
    // å¯ä»¥æ·»åŠ é¢å¤–çš„æ–­è¨€æˆ–æ£€æŸ¥é€»è¾‘æ¥éªŒè¯ç»“æœ

    // 7. é€‚å½“çš„$displayå’Œ$monitorè¯­å¥
    // å·²åœ¨ä¸Šé¢çš„$monitorä¸­å®ç°

endmodule
```

---

### âœ… åŠŸèƒ½è¯´æ˜

- **æ—¶é’Ÿç”Ÿæˆ**ï¼šä½¿ç”¨ `always #5 clk = ~clk;` å®ç° 10ns å‘¨æœŸçš„æ—¶é’Ÿã€‚
- **å¤ä½æ§åˆ¶**ï¼šé€šè¿‡ `rst_n` å¼‚æ­¥å¤ä½ï¼Œåˆå§‹ä¸º 0ï¼Œä¹‹åé‡Šæ”¾ã€‚
- **æ¿€åŠ±ç”Ÿæˆ**ï¼š
  - æµ‹è¯•å¼‚æ­¥å¤ä½åŠŸèƒ½ï¼›
  - æµ‹è¯•è®¡æ•°ä½¿èƒ½ï¼ˆ`enable`ï¼‰ï¼›
  - æµ‹è¯•ä¸Šè®¡æ•°ï¼ˆ`up_down = 1`ï¼‰å’Œä¸‹è®¡æ•°ï¼ˆ`up_down = 0`ï¼‰ï¼›
  - æµ‹è¯•æº¢å‡ºæ ‡å¿—ï¼ˆ`overflow`ï¼‰æ˜¯å¦åœ¨æœ€å¤§/æœ€å°å€¼æ—¶æ­£ç¡®è§¦å‘ã€‚
- **ç›‘æ§è¾“å‡º**ï¼šä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºå…³é”®ä¿¡å·ã€‚

---

### ğŸ§ª é¢„æœŸè¡Œä¸º

| æµ‹è¯•åœºæ™¯         | é¢„æœŸè¡Œä¸º |
|------------------|----------|
| å¼‚æ­¥å¤ä½         | `count` åº”å½’é›¶ |
| ä¸Šè®¡æ•°           | `count` ä» 0x00 é€’å¢åˆ° 0xFF |
| ä¸‹è®¡æ•°           | `count` ä» 0xFF é€’å‡åˆ° 0x00 |
| æº¢å‡ºæ£€æµ‹         | `overflow` åœ¨ `count == 0xFF` æˆ– `count == 0x00` æ—¶åº”ä¸º 1 |

---

### ğŸ“Œ å»ºè®®

- å¯ä»¥åœ¨æµ‹è¯•å°ä¸­åŠ å…¥ `$assert` æˆ– `if` è¯­å¥æ¥éªŒè¯ç‰¹å®šæ¡ä»¶æ˜¯å¦æ»¡è¶³ï¼Œä¾‹å¦‚ï¼š
  ```verilog
  if (count == 8'hFF && overflow != 1) $display("Error: Overflow not detected!");
  ```
- å¦‚æœä½¿ç”¨ä»¿çœŸå·¥å…·ï¼ˆå¦‚ ModelSimã€VCSã€Verilatorï¼‰ï¼Œå¯ä»¥ç»“åˆæ³¢å½¢æŸ¥çœ‹å™¨è§‚å¯Ÿä¿¡å·å˜åŒ–ã€‚

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•æµ‹è¯•åœºæ™¯ï¼ˆå¦‚éšæœºæ¿€åŠ±ã€è¾¹ç•Œæµ‹è¯•ç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­è¡¥å……ã€‚