Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul 25 08:23:12 2020
| Host         : ctambe-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   315 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             375 |          129 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             323 |          125 |
| Yes          | No                    | No                     |             433 |          180 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             486 |          159 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                               Enable Signal                                                                                               |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Use_Async_Reset.sync_reset_reg |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__134_n_0       |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                              |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                     |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                              |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                      |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__135_n_0 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                      |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                           |                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                            |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                             |                2 |              4 |         2.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/counter_reg[1]_0[0]                                                                                                      |                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      |                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/state_reg[0][0]                                                                                                          | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/s_axi_aresetn_0                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                             |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/txfifo/miscflag_reg                                                                                                             | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/txfifo/state_reg[2]                                                                              |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                       |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/counter_reg[2][0]                                                                                                        |                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/counter_reg[0]_0[0]                                                                                                      |                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/counter_reg[0]_1[0]                                                                                                      |                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                            |                2 |              8 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/masterspi/misobits0_carry__1_n_1                                                                                                |                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/txfifo/dataout[7]_i_2_n_0                                                                                                       | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/txfifo/state_reg[5][0]                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/counter_reg[0][0]                                                                                                        |                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/dataout1                                                                                                                 | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/txfifo/state_reg[5][0]                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/cacheselect_reg[0]                                                                                                       | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/SR[0]                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/masterspi/mosibits0                                                                              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/masterspi/mosibits0                                                                                                             |                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/SR[0]                                                    |                4 |              9 |         2.25 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/txfifo/E[0]                                                                                                                     |                                                                                                                                                                            |                8 |             12 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                                                            |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_out[1]                                                                                                           |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_out[0]                                                                                                           |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_in[1]                                                                                                            |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_out[2]                                                                                                           |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in_0                                                                                                                 |                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_in[3]                                                                                                            |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_in[2]                                                                                                            |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/txfifo/p_0_in                                                                                                                   |                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_in[0]                                                                                                            |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/p_0_in0_out[3]                                                                                                           |                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                4 |             19 |         4.75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                           |                3 |             23 |         7.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/crc16[15]_i_2_n_0                                                                                                                     | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/crc16[15]_i_1_n_0                                                                                      |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/miscflag_reg_24                                                                                                          |                                                                                                                                                                            |               21 |             24 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phy/sdspi/rxfifo/state_reg[1]_0                                                                                                           |                                                                                                                                                                            |                8 |             25 |         3.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                 |               10 |             27 |         2.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                 |               10 |             28 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                      |               10 |             28 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/phydevaddr[31]_i_1_n_0                                                                                                                    |                                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                            |               18 |             32 |         1.78 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_sdcard_0/inst/axi_sdcard_v1_0_S_AXI_inst/sdcard0/memdataout0                                                                                                                               |                                                                                                                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                          |               15 |             33 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                            |               15 |             47 |         3.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               18 |             61 |         3.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                        |               24 |             63 |         2.63 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                           |                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               25 |             80 |         3.20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                           |                                                                                                                                                                            |               24 |             81 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               30 |             94 |         3.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                     |                                                                                                                                                                            |               32 |            128 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                           |                                                                                                                                                                            |              108 |            309 |         2.86 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


