Analysis & Synthesis report for proyecto
Fri Aug 07 15:17:19 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|altsyncram_qmg2:altsyncram1
 16. Source assignments for mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 17. Source assignments for mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|altsyncram_rmg2:altsyncram1
 18. Source assignments for mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 19. Source assignments for mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|altsyncram_smg2:altsyncram1
 20. Source assignments for mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 21. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:a_delay
 22. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[15]
 23. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[14]
 24. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[13]
 25. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[12]
 26. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[11]
 27. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[10]
 28. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[9]
 29. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[8]
 30. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[7]
 31. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[6]
 32. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[5]
 33. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[4]
 34. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[3]
 35. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[2]
 36. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[1]
 37. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[0]
 38. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[15]
 39. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[14]
 40. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[13]
 41. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[12]
 42. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[11]
 43. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[10]
 44. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[9]
 45. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[8]
 46. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[7]
 47. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[6]
 48. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[5]
 49. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[4]
 50. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[3]
 51. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[2]
 52. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[1]
 53. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[0]
 54. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:q_final_dff
 55. Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_final_dff
 56. Source assignments for overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated
 57. Source assignments for overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated
 58. Source assignments for overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated
 59. Source assignments for ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|altsyncram_b5a2:altsyncram1
 60. Source assignments for ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 61. Source assignments for sld_hub:sld_hub_inst
 62. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 63. Parameter Settings for User Entity Instance: mu_emulator:emulador
 64. Parameter Settings for User Entity Instance: mu_emulator:emulador|FREQ_DIV:ready_signal_inst
 65. Parameter Settings for User Entity Instance: mu_emulator:emulador|contador_binario:address_counter
 66. Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2
 68. Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2
 70. Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2
 72. Parameter Settings for User Entity Instance: filter:filtro1
 73. Parameter Settings for User Entity Instance: filter:filtro1|samples:samples_inst
 74. Parameter Settings for User Entity Instance: filter:filtro2
 75. Parameter Settings for User Entity Instance: filter:filtro2|samples:samples_inst
 76. Parameter Settings for User Entity Instance: filter:filtro3
 77. Parameter Settings for User Entity Instance: filter:filtro3|samples:samples_inst
 78. Parameter Settings for User Entity Instance: RMS_3:rms_instantiation|contador_binario:address_counter
 79. Parameter Settings for User Entity Instance: RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component
 80. Parameter Settings for User Entity Instance: RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component
 81. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst
 82. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|FREQ_DIV:timer_clock
 83. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_A
 84. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_B
 85. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_C
 86. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: ram_dq:ram_dq_i|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2
 91. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 92. Parameter Settings for Inferred Entity Instance: RMS_3:rms_instantiation|lpm_mult:Mult0
 93. Parameter Settings for Inferred Entity Instance: RMS_3:rms_instantiation|lpm_mult:Mult1
 94. Parameter Settings for Inferred Entity Instance: RMS_3:rms_instantiation|lpm_mult:Mult2
 95. altsyncram Parameter Settings by Entity Instance
 96. lpm_mult Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "ram_dq:ram_dq_i"
 98. Port Connectivity Checks: "overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_C"
 99. Port Connectivity Checks: "overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_B"
100. Port Connectivity Checks: "overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_A"
101. Port Connectivity Checks: "overcurrent_selector:overcurrent_inst"
102. Port Connectivity Checks: "RMS_3:rms_instantiation|sqrt_wizard:sqrt"
103. Port Connectivity Checks: "RMS_3:rms_instantiation|lpm_div:t1"
104. Port Connectivity Checks: "RMS_3:rms_instantiation|contador_binario:address_counter"
105. Port Connectivity Checks: "mu_emulator:emulador|contador_binario:address_counter"
106. In-System Memory Content Editor Settings
107. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 07 15:17:18 2020   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; proyecto                                ;
; Top-level Entity Name              ; prueba_overcurrent                      ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 4,930                                   ;
;     Total combinational functions  ; 3,132                                   ;
;     Dedicated logic registers      ; 2,235                                   ;
; Total registers                    ; 2235                                    ;
; Total pins                         ; 31                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 137,216                                 ;
; Embedded Multiplier 9-bit elements ; 6                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C16F484C7       ;                    ;
; Top-level entity name                                          ; prueba_overcurrent ; proyecto           ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+
; ../sources/prueba_overcurrent.vhd   ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/prueba_overcurrent.vhd     ;
; ../sources/freq_div.vhd             ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/freq_div.vhd               ;
; ../sources/mu_emulator.vhd          ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/mu_emulator.vhd            ;
; ../sources/ram_dq.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/ram_dq.vhd                 ;
; ../sources/RMS.vhd                  ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/RMS.vhd                    ;
; ../sources/RMS_3.vhd                ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/RMS_3.vhd                  ;
; ../sources/samples.vhd              ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/samples.vhd                ;
; ../sources/signal_IA.vhd            ; yes             ; User Wizard-Generated File   ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/signal_IA.vhd              ;
; ../sources/signal_IB.vhd            ; yes             ; User Wizard-Generated File   ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/signal_IB.vhd              ;
; ../sources/signal_IC.vhd            ; yes             ; User Wizard-Generated File   ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/signal_IC.vhd              ;
; ../sources/sqrt_wizard.vhd          ; yes             ; User Wizard-Generated File   ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/sqrt_wizard.vhd            ;
; ../sources/suma_4.vhd               ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/suma_4.vhd                 ;
; ../sources/overcurrent_selector.vhd ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/overcurrent_selector.vhd   ;
; ../sources/contador_binario.vhd     ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/contador_binario.vhd       ;
; ../sources/filter.vhd               ; yes             ; User VHDL File               ; C:/Users/walte/Desktop/ProyectoDL2_G4/sources/filter.vhd                 ;
; lpm_div.vhd                         ; yes             ; User Wizard-Generated File   ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/lpm_div.vhd                ;
; IDMT_SI_200_01_rom.vhd              ; yes             ; User Wizard-Generated File   ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/IDMT_SI_200_01_rom.vhd     ;
; altsyncram.tdf                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf              ;
; stratix_ram_block.inc               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc       ;
; lpm_mux.inc                         ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                 ;
; lpm_decode.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc              ;
; aglobal90.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc               ;
; a_rdenreg.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc               ;
; altrom.inc                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                  ;
; altram.inc                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                  ;
; altdpram.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc                ;
; altqpram.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc                ;
; db/altsyncram_o8f1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_o8f1.tdf     ;
; db/altsyncram_qmg2.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_qmg2.tdf     ;
; sld_mod_ram_rom.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd         ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd              ;
; db/altsyncram_q8f1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_q8f1.tdf     ;
; db/altsyncram_rmg2.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_rmg2.tdf     ;
; db/altsyncram_s8f1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_s8f1.tdf     ;
; db/altsyncram_smg2.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_smg2.tdf     ;
; lpm_divide.tdf                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf              ;
; abs_divider.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/abs_divider.inc             ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc         ;
; db/lpm_divide_ejr.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/lpm_divide_ejr.tdf      ;
; db/sign_div_unsign_qlh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/sign_div_unsign_qlh.tdf ;
; db/alt_u_div_u5f.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/alt_u_div_u5f.tdf       ;
; db/add_sub_unc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_vnc.tdf         ;
; altsqrt.tdf                         ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsqrt.tdf                 ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc             ;
; dffpipe.inc                         ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffpipe.inc                 ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf             ;
; addcore.inc                         ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/addcore.inc                 ;
; look_add.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/look_add.inc                ;
; bypassff.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc                ;
; altshift.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc                ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc     ;
; alt_mercury_add_sub.inc             ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc     ;
; db/add_sub_mpc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_mpc.tdf         ;
; db/add_sub_lpc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_lpc.tdf         ;
; db/add_sub_kpc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_kpc.tdf         ;
; db/add_sub_jpc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_jpc.tdf         ;
; db/add_sub_ipc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_ipc.tdf         ;
; db/add_sub_hpc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_hpc.tdf         ;
; db/add_sub_gpc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_gpc.tdf         ;
; db/add_sub_fpc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_fpc.tdf         ;
; db/add_sub_epc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_epc.tdf         ;
; db/add_sub_6oc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_6oc.tdf         ;
; db/add_sub_5oc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_5oc.tdf         ;
; db/add_sub_4oc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_4oc.tdf         ;
; db/add_sub_3oc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_3oc.tdf         ;
; db/add_sub_2oc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_2oc.tdf         ;
; db/add_sub_1oc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/add_sub_1oc.tdf         ;
; dffpipe.tdf                         ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffpipe.tdf                 ;
; db/altsyncram_72b1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_72b1.tdf     ;
; db/altsyncram_9uj1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_9uj1.tdf     ;
; db/altsyncram_b5a2.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/altsyncram_b5a2.tdf     ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd                 ;
; lpm_mult.tdf                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf                ;
; multcore.inc                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc                ;
; db/mult_gr01.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/walte/Desktop/ProyectoDL2_G4/quartus/db/mult_gr01.tdf           ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                               ;
+---------------------------------------------+-------------------------------------------------------------+
; Resource                                    ; Usage                                                       ;
+---------------------------------------------+-------------------------------------------------------------+
; Estimated Total logic elements              ; 4,930                                                       ;
;                                             ;                                                             ;
; Total combinational functions               ; 3132                                                        ;
; Logic element usage by number of LUT inputs ;                                                             ;
;     -- 4 input functions                    ; 352                                                         ;
;     -- 3 input functions                    ; 2389                                                        ;
;     -- <=2 input functions                  ; 391                                                         ;
;                                             ;                                                             ;
; Logic elements by mode                      ;                                                             ;
;     -- normal mode                          ; 1007                                                        ;
;     -- arithmetic mode                      ; 2125                                                        ;
;                                             ;                                                             ;
; Total registers                             ; 2235                                                        ;
;     -- Dedicated logic registers            ; 2235                                                        ;
;     -- I/O registers                        ; 0                                                           ;
;                                             ;                                                             ;
; I/O pins                                    ; 31                                                          ;
; Total memory bits                           ; 137216                                                      ;
; Embedded Multiplier 9-bit elements          ; 6                                                           ;
; Maximum fan-out node                        ; mu_emulator:emulador|FREQ_DIV:ready_signal_inst|CLK_OUT_AUX ;
; Maximum fan-out                             ; 1925                                                        ;
; Total fan-out                               ; 17683                                                       ;
; Average fan-out                             ; 3.19                                                        ;
+---------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                           ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |prueba_overcurrent                                                    ; 3132 (45)         ; 2235 (0)     ; 137216      ; 6            ; 0       ; 3         ; 31   ; 0            ; |prueba_overcurrent                                                                                                                                                                                           ; work         ;
;    |RMS_3:rms_instantiation|                                           ; 2263 (1859)       ; 1713 (1712)  ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation                                                                                                                                                                   ; work         ;
;       |contador_binario:address_counter|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|contador_binario:address_counter                                                                                                                                  ; work         ;
;       |lpm_div:t1|                                                     ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_div:t1                                                                                                                                                        ; work         ;
;          |lpm_divide:lpm_divide_component|                             ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component                                                                                                                        ; work         ;
;             |lpm_divide_ejr:auto_generated|                            ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated                                                                                          ; work         ;
;                |sign_div_unsign_qlh:divider|                           ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated|sign_div_unsign_qlh:divider                                                              ; work         ;
;                   |alt_u_div_u5f:divider|                              ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_u5f:divider                                        ; work         ;
;       |lpm_mult:Mult0|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;          |mult_gr01:auto_generated|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_mult:Mult0|mult_gr01:auto_generated                                                                                                                           ; work         ;
;       |lpm_mult:Mult1|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_mult:Mult1                                                                                                                                                    ; work         ;
;          |mult_gr01:auto_generated|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_mult:Mult1|mult_gr01:auto_generated                                                                                                                           ; work         ;
;       |lpm_mult:Mult2|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_mult:Mult2                                                                                                                                                    ; work         ;
;          |mult_gr01:auto_generated|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|lpm_mult:Mult2|mult_gr01:auto_generated                                                                                                                           ; work         ;
;       |sqrt_wizard:sqrt|                                               ; 298 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt                                                                                                                                                  ; work         ;
;          |altsqrt:altsqrt_component|                                   ; 298 (129)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component                                                                                                                        ; work         ;
;             |lpm_add_sub:subtractors[10]|                              ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]                                                                                            ; work         ;
;                |add_sub_hpc:auto_generated|                            ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_hpc:auto_generated                                                                 ; work         ;
;             |lpm_add_sub:subtractors[11]|                              ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]                                                                                            ; work         ;
;                |add_sub_ipc:auto_generated|                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_ipc:auto_generated                                                                 ; work         ;
;             |lpm_add_sub:subtractors[12]|                              ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]                                                                                            ; work         ;
;                |add_sub_jpc:auto_generated|                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_jpc:auto_generated                                                                 ; work         ;
;             |lpm_add_sub:subtractors[13]|                              ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]                                                                                            ; work         ;
;                |add_sub_kpc:auto_generated|                            ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_kpc:auto_generated                                                                 ; work         ;
;             |lpm_add_sub:subtractors[14]|                              ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]                                                                                            ; work         ;
;                |add_sub_lpc:auto_generated|                            ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_lpc:auto_generated                                                                 ; work         ;
;             |lpm_add_sub:subtractors[15]|                              ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]                                                                                            ; work         ;
;                |add_sub_mpc:auto_generated|                            ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_mpc:auto_generated                                                                 ; work         ;
;             |lpm_add_sub:subtractors[2]|                               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]                                                                                             ; work         ;
;                |add_sub_2oc:auto_generated|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]|add_sub_2oc:auto_generated                                                                  ; work         ;
;             |lpm_add_sub:subtractors[3]|                               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]                                                                                             ; work         ;
;                |add_sub_3oc:auto_generated|                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]|add_sub_3oc:auto_generated                                                                  ; work         ;
;             |lpm_add_sub:subtractors[4]|                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]                                                                                             ; work         ;
;                |add_sub_4oc:auto_generated|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]|add_sub_4oc:auto_generated                                                                  ; work         ;
;             |lpm_add_sub:subtractors[5]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]                                                                                             ; work         ;
;                |add_sub_5oc:auto_generated|                            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]|add_sub_5oc:auto_generated                                                                  ; work         ;
;             |lpm_add_sub:subtractors[6]|                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]                                                                                             ; work         ;
;                |add_sub_6oc:auto_generated|                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_6oc:auto_generated                                                                  ; work         ;
;             |lpm_add_sub:subtractors[7]|                               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]                                                                                             ; work         ;
;                |add_sub_epc:auto_generated|                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_epc:auto_generated                                                                  ; work         ;
;             |lpm_add_sub:subtractors[8]|                               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]                                                                                             ; work         ;
;                |add_sub_fpc:auto_generated|                            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_fpc:auto_generated                                                                  ; work         ;
;             |lpm_add_sub:subtractors[9]|                               ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]                                                                                             ; work         ;
;                |add_sub_gpc:auto_generated|                            ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_gpc:auto_generated                                                                  ; work         ;
;    |filter:filtro1|                                                    ; 62 (0)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro1                                                                                                                                                                            ; work         ;
;       |mean:suma_4_inst|                                               ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro1|mean:suma_4_inst                                                                                                                                                           ; work         ;
;       |samples:samples_inst|                                           ; 14 (14)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro1|samples:samples_inst                                                                                                                                                       ; work         ;
;    |filter:filtro2|                                                    ; 62 (0)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro2                                                                                                                                                                            ; work         ;
;       |mean:suma_4_inst|                                               ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro2|mean:suma_4_inst                                                                                                                                                           ; work         ;
;       |samples:samples_inst|                                           ; 14 (14)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro2|samples:samples_inst                                                                                                                                                       ; work         ;
;    |filter:filtro3|                                                    ; 62 (0)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro3                                                                                                                                                                            ; work         ;
;       |mean:suma_4_inst|                                               ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro3|mean:suma_4_inst                                                                                                                                                           ; work         ;
;       |samples:samples_inst|                                           ; 14 (14)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|filter:filtro3|samples:samples_inst                                                                                                                                                       ; work         ;
;    |mu_emulator:emulador|                                              ; 213 (0)           ; 134 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador                                                                                                                                                                      ; work         ;
;       |FREQ_DIV:ready_signal_inst|                                     ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|FREQ_DIV:ready_signal_inst                                                                                                                                           ; work         ;
;       |contador_binario:address_counter|                               ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|contador_binario:address_counter                                                                                                                                     ; work         ;
;       |signal_IA:I_A_signal_rom|                                       ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_o8f1:auto_generated|                           ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated                                                                              ; work         ;
;                |altsyncram_qmg2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|altsyncram_qmg2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 66 (42)           ; 41 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |signal_IB:I_B_signal_rom|                                       ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_q8f1:auto_generated|                           ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated                                                                              ; work         ;
;                |altsyncram_rmg2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|altsyncram_rmg2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 66 (42)           ; 41 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |signal_IC:I_C_signal_rom|                                       ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_s8f1:auto_generated|                           ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated                                                                              ; work         ;
;                |altsyncram_smg2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|altsyncram_smg2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 66 (42)           ; 41 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |overcurrent_selector:overcurrent_inst|                             ; 188 (124)         ; 46 (1)       ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst                                                                                                                                                     ; work         ;
;       |FREQ_DIV:timer_clock|                                           ; 16 (16)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|FREQ_DIV:timer_clock                                                                                                                                ; work         ;
;       |IDMT_SI_200_01_rom:IDMT_LUP_I_A|                                ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component                                                                                     ; work         ;
;             |altsyncram_72b1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated                                                      ; work         ;
;       |IDMT_SI_200_01_rom:IDMT_LUP_I_B|                                ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component                                                                                     ; work         ;
;             |altsyncram_72b1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated                                                      ; work         ;
;       |IDMT_SI_200_01_rom:IDMT_LUP_I_C|                                ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component                                                                                     ; work         ;
;             |altsyncram_72b1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated                                                      ; work         ;
;       |contador_binario:timer_counter_A|                               ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_A                                                                                                                    ; work         ;
;       |contador_binario:timer_counter_B|                               ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_B                                                                                                                    ; work         ;
;       |contador_binario:timer_counter_C|                               ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_C                                                                                                                    ; work         ;
;    |ram_dq:ram_dq_i|                                                   ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|ram_dq:ram_dq_i                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component                                                                                                                                           ; work         ;
;          |altsyncram_9uj1:auto_generated|                              ; 66 (0)            ; 41 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated                                                                                                            ; work         ;
;             |altsyncram_b5a2:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|altsyncram_b5a2:altsyncram1                                                                                ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 66 (42)           ; 41 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                  ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|    ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                               ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 171 (126)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|sld_hub:sld_hub_inst                                                                                                                                                                      ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 28 (28)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                              ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prueba_overcurrent|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                            ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; Name                                                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|altsyncram_qmg2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; ../mif/mu_sample_I_A_200A.mif ;
; mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|altsyncram_rmg2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; ../mif/mu_sample_I_B_200A.mif ;
; mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|altsyncram_smg2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; ../mif/mu_sample_I_C_200A.mif ;
; overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM            ; 4096         ; 11           ; --           ; --           ; 45056 ; ../mif/IDMT_SI_200_01.mif     ;
; overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM            ; 4096         ; 11           ; --           ; --           ; 45056 ; ../mif/IDMT_SI_200_01.mif     ;
; overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM            ; 4096         ; 11           ; --           ; --           ; 45056 ; ../mif/IDMT_SI_200_01.mif     ;
; ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|altsyncram_b5a2:altsyncram1|ALTSYNCRAM                               ; M9K  ; True Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; None                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; RMS_3:rms_instantiation|out_1[13]                   ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[12]                   ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[11]                   ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[10]                   ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[9]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[8]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[7]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[6]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[5]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[0]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[1]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[2]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[3]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|out_1[4]                    ; RMS_3:rms_instantiation|Mux50 ; yes                    ;
; RMS_3:rms_instantiation|divide[31]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[29]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[30]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[28]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[27]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[26]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[25]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[24]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[23]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[22]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[21]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[20]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[19]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[18]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[17]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[16]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[15]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[14]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[13]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[12]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[13]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[12]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[11]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[10]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[9]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[8]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[7]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[6]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[5]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[13]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[12]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[11]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[10]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[9]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[8]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[7]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[6]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[5]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[11]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[10]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[9]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[8]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[7]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[6]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[5]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[4]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[3]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|divide[2]                   ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|NXSTATE[1]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|NXSTATE[0]                  ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[4]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[3]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[2]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[1]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_3[0]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[4]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[3]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[2]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[1]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; RMS_3:rms_instantiation|out_2[0]                    ; RMS_3:rms_instantiation|Mux52 ; yes                    ;
; data_in[0]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[1]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[2]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[3]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[4]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[5]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[6]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[7]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[8]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[9]                                          ; data_in[0]~3                  ; yes                    ;
; data_in[10]                                         ; data_in[0]~3                  ; yes                    ;
; data_in[11]                                         ; data_in[0]~3                  ; yes                    ;
; data_in[12]                                         ; data_in[0]~3                  ; yes                    ;
; data_in[13]                                         ; data_in[0]~3                  ; yes                    ;
; Number of user-specified and inferred latches = 88  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-----------------------------------------+-----------------------------------------------+
; Register name                           ; Reason for Removal                            ;
+-----------------------------------------+-----------------------------------------------+
; RMS_3:rms_instantiation|Zn[28..31]      ; Merged with RMS_3:rms_instantiation|Zn[27]    ;
; RMS_3:rms_instantiation|Zn_1[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_1[27]  ;
; RMS_3:rms_instantiation|Zn_2[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_2[27]  ;
; RMS_3:rms_instantiation|Zn_3[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_3[27]  ;
; RMS_3:rms_instantiation|Zn_4[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_4[27]  ;
; RMS_3:rms_instantiation|Zn_5[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_5[27]  ;
; RMS_3:rms_instantiation|Zn_6[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_6[27]  ;
; RMS_3:rms_instantiation|Zn_7[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_7[27]  ;
; RMS_3:rms_instantiation|Zn_8[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_8[27]  ;
; RMS_3:rms_instantiation|Zn_9[28..31]    ; Merged with RMS_3:rms_instantiation|Zn_9[27]  ;
; RMS_3:rms_instantiation|Zn_10[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_10[27] ;
; RMS_3:rms_instantiation|Zn_11[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_11[27] ;
; RMS_3:rms_instantiation|Zn_12[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_12[27] ;
; RMS_3:rms_instantiation|Zn_13[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_13[27] ;
; RMS_3:rms_instantiation|Zn_14[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_14[27] ;
; RMS_3:rms_instantiation|Zn_15[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_15[27] ;
; RMS_3:rms_instantiation|Zn_16[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_16[27] ;
; RMS_3:rms_instantiation|Zn_17[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_17[27] ;
; RMS_3:rms_instantiation|Zn_18[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_18[27] ;
; RMS_3:rms_instantiation|Zn_19[28..31]   ; Merged with RMS_3:rms_instantiation|Zn_19[27] ;
; RMS_3:rms_instantiation|Yn[28..31]      ; Merged with RMS_3:rms_instantiation|Yn[27]    ;
; RMS_3:rms_instantiation|Yn_1[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_1[27]  ;
; RMS_3:rms_instantiation|Yn_2[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_2[27]  ;
; RMS_3:rms_instantiation|Yn_3[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_3[27]  ;
; RMS_3:rms_instantiation|Yn_4[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_4[27]  ;
; RMS_3:rms_instantiation|Yn_5[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_5[27]  ;
; RMS_3:rms_instantiation|Yn_6[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_6[27]  ;
; RMS_3:rms_instantiation|Yn_7[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_7[27]  ;
; RMS_3:rms_instantiation|Yn_8[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_8[27]  ;
; RMS_3:rms_instantiation|Yn_9[28..31]    ; Merged with RMS_3:rms_instantiation|Yn_9[27]  ;
; RMS_3:rms_instantiation|Yn_10[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_10[27] ;
; RMS_3:rms_instantiation|Yn_11[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_11[27] ;
; RMS_3:rms_instantiation|Yn_12[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_12[27] ;
; RMS_3:rms_instantiation|Yn_13[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_13[27] ;
; RMS_3:rms_instantiation|Yn_14[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_14[27] ;
; RMS_3:rms_instantiation|Yn_15[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_15[27] ;
; RMS_3:rms_instantiation|Yn_16[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_16[27] ;
; RMS_3:rms_instantiation|Yn_17[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_17[27] ;
; RMS_3:rms_instantiation|Yn_18[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_18[27] ;
; RMS_3:rms_instantiation|Yn_19[28..31]   ; Merged with RMS_3:rms_instantiation|Yn_19[27] ;
; RMS_3:rms_instantiation|Xn[28..31]      ; Merged with RMS_3:rms_instantiation|Xn[27]    ;
; RMS_3:rms_instantiation|Xn_1[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_1[27]  ;
; RMS_3:rms_instantiation|Xn_2[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_2[27]  ;
; RMS_3:rms_instantiation|Xn_3[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_3[27]  ;
; RMS_3:rms_instantiation|Xn_4[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_4[27]  ;
; RMS_3:rms_instantiation|Xn_5[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_5[27]  ;
; RMS_3:rms_instantiation|Xn_6[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_6[27]  ;
; RMS_3:rms_instantiation|Xn_7[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_7[27]  ;
; RMS_3:rms_instantiation|Xn_8[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_8[27]  ;
; RMS_3:rms_instantiation|Xn_9[28..31]    ; Merged with RMS_3:rms_instantiation|Xn_9[27]  ;
; RMS_3:rms_instantiation|Xn_10[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_10[27] ;
; RMS_3:rms_instantiation|Xn_11[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_11[27] ;
; RMS_3:rms_instantiation|Xn_12[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_12[27] ;
; RMS_3:rms_instantiation|Xn_13[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_13[27] ;
; RMS_3:rms_instantiation|Xn_14[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_14[27] ;
; RMS_3:rms_instantiation|Xn_15[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_15[27] ;
; RMS_3:rms_instantiation|Xn_16[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_16[27] ;
; RMS_3:rms_instantiation|Xn_17[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_17[27] ;
; RMS_3:rms_instantiation|Xn_18[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_18[27] ;
; RMS_3:rms_instantiation|Xn_19[28..31]   ; Merged with RMS_3:rms_instantiation|Xn_19[27] ;
; RMS_3:rms_instantiation|Zn[1]           ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_1[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_2[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_3[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_4[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_5[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_6[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_7[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_8[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_9[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_10[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_11[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_12[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_13[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_14[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_15[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_16[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_17[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_18[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Zn_19[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn[1]           ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_1[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_2[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_3[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_4[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_5[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_6[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_7[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_8[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_9[1]         ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_10[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_11[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_12[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_13[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_14[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_15[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_16[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_17[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_18[1]        ; Stuck at GND due to stuck port data_in        ;
; RMS_3:rms_instantiation|Yn_19[1]        ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 307 ;                                               ;
+-----------------------------------------+-----------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+-------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                              ;
+-------------------------------+---------------------------+---------------------------------------------------------------------+
; RMS_3:rms_instantiation|Zn[1] ; Stuck at GND              ; RMS_3:rms_instantiation|Zn_1[1], RMS_3:rms_instantiation|Zn_2[1],   ;
;                               ; due to stuck port data_in ; RMS_3:rms_instantiation|Zn_3[1], RMS_3:rms_instantiation|Zn_4[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_5[1], RMS_3:rms_instantiation|Zn_6[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_7[1], RMS_3:rms_instantiation|Zn_8[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_9[1], RMS_3:rms_instantiation|Zn_10[1],  ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_11[1], RMS_3:rms_instantiation|Zn_12[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_13[1], RMS_3:rms_instantiation|Zn_14[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_15[1], RMS_3:rms_instantiation|Zn_16[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_17[1], RMS_3:rms_instantiation|Zn_18[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Zn_19[1]                                    ;
; RMS_3:rms_instantiation|Yn[1] ; Stuck at GND              ; RMS_3:rms_instantiation|Yn_1[1], RMS_3:rms_instantiation|Yn_2[1],   ;
;                               ; due to stuck port data_in ; RMS_3:rms_instantiation|Yn_3[1], RMS_3:rms_instantiation|Yn_4[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_5[1], RMS_3:rms_instantiation|Yn_6[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_7[1], RMS_3:rms_instantiation|Yn_8[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_9[1], RMS_3:rms_instantiation|Yn_10[1],  ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_11[1], RMS_3:rms_instantiation|Yn_12[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_13[1], RMS_3:rms_instantiation|Yn_14[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_15[1], RMS_3:rms_instantiation|Yn_16[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_17[1], RMS_3:rms_instantiation|Yn_18[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Yn_19[1]                                    ;
; RMS_3:rms_instantiation|Xn[1] ; Stuck at GND              ; RMS_3:rms_instantiation|Xn_1[1], RMS_3:rms_instantiation|Xn_2[1],   ;
;                               ; due to stuck port data_in ; RMS_3:rms_instantiation|Xn_3[1], RMS_3:rms_instantiation|Xn_4[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_5[1], RMS_3:rms_instantiation|Xn_6[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_7[1], RMS_3:rms_instantiation|Xn_8[1],   ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_9[1], RMS_3:rms_instantiation|Xn_10[1],  ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_11[1], RMS_3:rms_instantiation|Xn_12[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_13[1], RMS_3:rms_instantiation|Xn_14[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_15[1], RMS_3:rms_instantiation|Xn_16[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_17[1], RMS_3:rms_instantiation|Xn_18[1], ;
;                               ;                           ; RMS_3:rms_instantiation|Xn_19[1]                                    ;
+-------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2235  ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 143   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2140  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; RMS_3:rms_instantiation|STATE[1]       ; 35      ;
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_A|count_tmp[8]                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_C|count_tmp[5]                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |prueba_overcurrent|overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_B|count_tmp[9]                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|contador_binario:address_counter|count_tmp[0]                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                               ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |prueba_overcurrent|ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                    ;
; 1:1                ; 14 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |prueba_overcurrent|RMS_3:rms_instantiation|Mux6                                                                                                                                                                              ;
; 1:1                ; 14 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |prueba_overcurrent|RMS_3:rms_instantiation|Mux25                                                                                                                                                                             ;
; 1:1                ; 14 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |prueba_overcurrent|RMS_3:rms_instantiation|Mux40                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |prueba_overcurrent|RMS_3:rms_instantiation|Mux74                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |prueba_overcurrent|data_in[2]~7                                                                                                                                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|irf_reg[4][0]                                                                                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|irf_reg[3][5]                                                                                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|shadow_irf_reg[4][0]                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                          ;
; 44:1               ; 4 bits    ; 116 LEs       ; 52 LEs               ; 64 LEs                 ; Yes        ; |prueba_overcurrent|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|altsyncram_qmg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                         ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                          ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|altsyncram_rmg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                         ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                          ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|altsyncram_smg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                         ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                          ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:a_delay ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|altsyncram_b5a2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                           ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; n_bits          ; 16    ; Signed Integer                          ;
; m_bits          ; 5     ; Signed Integer                          ;
; fault_time      ; 500   ; Signed Integer                          ;
; fault_magnitude ; 5     ; Signed Integer                          ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|FREQ_DIV:ready_signal_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; frec_in        ; 50000 ; Signed Integer                                                      ;
; frec_out       ; 1000  ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|contador_binario:address_counter ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                  ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                               ;
; WIDTH_A                            ; 16                            ; Signed Integer                                        ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WIDTH_B                            ; 1                             ; Untyped                                               ;
; WIDTHAD_B                          ; 1                             ; Untyped                                               ;
; NUMWORDS_B                         ; 1                             ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; M9K                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; INIT_FILE                          ; ../mif/mu_sample_I_A_200A.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_o8f1               ; Untyped                                               ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                                                   ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752        ; Signed Integer                                                                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; yes              ; String                                                                                                                                 ;
; SLD_IP_VERSION          ; 1                ; Signed Integer                                                                                                                         ;
; SLD_IP_MINOR_VERSION    ; 3                ; Signed Integer                                                                                                                         ;
; SLD_COMMON_IP_VERSION   ; 0                ; Signed Integer                                                                                                                         ;
; width_word              ; 16               ; Untyped                                                                                                                                ;
; numwords                ; 32               ; Untyped                                                                                                                                ;
; widthad                 ; 5                ; Untyped                                                                                                                                ;
; shift_count_bits        ; 5                ; Untyped                                                                                                                                ;
; cvalue                  ; 0000000000000000 ; Untyped                                                                                                                                ;
; is_data_in_ram          ; 1                ; Untyped                                                                                                                                ;
; is_readable             ; 1                ; Untyped                                                                                                                                ;
; node_name               ; 1380928816       ; Untyped                                                                                                                                ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                  ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                               ;
; WIDTH_A                            ; 16                            ; Signed Integer                                        ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WIDTH_B                            ; 1                             ; Untyped                                               ;
; WIDTHAD_B                          ; 1                             ; Untyped                                               ;
; NUMWORDS_B                         ; 1                             ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; M9K                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; INIT_FILE                          ; ../mif/mu_sample_I_B_200A.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_q8f1               ; Untyped                                               ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                                                   ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752        ; Signed Integer                                                                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; yes              ; String                                                                                                                                 ;
; SLD_IP_VERSION          ; 1                ; Signed Integer                                                                                                                         ;
; SLD_IP_MINOR_VERSION    ; 3                ; Signed Integer                                                                                                                         ;
; SLD_COMMON_IP_VERSION   ; 0                ; Signed Integer                                                                                                                         ;
; width_word              ; 16               ; Untyped                                                                                                                                ;
; numwords                ; 32               ; Untyped                                                                                                                                ;
; widthad                 ; 5                ; Untyped                                                                                                                                ;
; shift_count_bits        ; 5                ; Untyped                                                                                                                                ;
; cvalue                  ; 0000000000000000 ; Untyped                                                                                                                                ;
; is_data_in_ram          ; 1                ; Untyped                                                                                                                                ;
; is_readable             ; 1                ; Untyped                                                                                                                                ;
; node_name               ; 1380928817       ; Untyped                                                                                                                                ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                  ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                               ;
; WIDTH_A                            ; 16                            ; Signed Integer                                        ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WIDTH_B                            ; 1                             ; Untyped                                               ;
; WIDTHAD_B                          ; 1                             ; Untyped                                               ;
; NUMWORDS_B                         ; 1                             ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; M9K                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; INIT_FILE                          ; ../mif/mu_sample_I_C_200A.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_s8f1               ; Untyped                                               ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                                                   ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752        ; Signed Integer                                                                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; yes              ; String                                                                                                                                 ;
; SLD_IP_VERSION          ; 1                ; Signed Integer                                                                                                                         ;
; SLD_IP_MINOR_VERSION    ; 3                ; Signed Integer                                                                                                                         ;
; SLD_COMMON_IP_VERSION   ; 0                ; Signed Integer                                                                                                                         ;
; width_word              ; 16               ; Untyped                                                                                                                                ;
; numwords                ; 32               ; Untyped                                                                                                                                ;
; widthad                 ; 5                ; Untyped                                                                                                                                ;
; shift_count_bits        ; 5                ; Untyped                                                                                                                                ;
; cvalue                  ; 0000000000000000 ; Untyped                                                                                                                                ;
; is_data_in_ram          ; 1                ; Untyped                                                                                                                                ;
; is_readable             ; 1                ; Untyped                                                                                                                                ;
; node_name               ; 1380928818       ; Untyped                                                                                                                                ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:filtro1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:filtro1|samples:samples_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:filtro2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:filtro2|samples:samples_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:filtro3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:filtro3|samples:samples_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RMS_3:rms_instantiation|contador_binario:address_counter ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                        ;
; LPM_WIDTHD             ; 5              ; Signed Integer                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                               ;
; CBXI_PARAMETER         ; lpm_divide_ejr ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                         ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                                         ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                                         ;
; PIPELINE       ; 0     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|FREQ_DIV:timer_clock ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; frec_in        ; 50000 ; Signed Integer                                                                 ;
; frec_out       ; 20    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_A ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_B ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_C ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                              ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                           ;
; WIDTH_A                            ; 11                        ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 12                        ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 4096                      ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_B                            ; 1                         ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; INIT_FILE                          ; ../mif/IDMT_SI_200_01.mif ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_72b1           ; Untyped                                                                           ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                              ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                           ;
; WIDTH_A                            ; 11                        ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 12                        ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 4096                      ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_B                            ; 1                         ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; INIT_FILE                          ; ../mif/IDMT_SI_200_01.mif ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_72b1           ; Untyped                                                                           ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                              ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                           ;
; WIDTH_A                            ; 11                        ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 12                        ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 4096                      ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_B                            ; 1                         ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; INIT_FILE                          ; ../mif/IDMT_SI_200_01.mif ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_72b1           ; Untyped                                                                           ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq:ram_dq_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_9uj1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                     ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752        ; Signed Integer                                                                                           ;
; SLD_AUTO_INSTANCE_INDEX ; yes              ; String                                                                                                   ;
; SLD_IP_VERSION          ; 1                ; Signed Integer                                                                                           ;
; SLD_IP_MINOR_VERSION    ; 3                ; Signed Integer                                                                                           ;
; SLD_COMMON_IP_VERSION   ; 0                ; Signed Integer                                                                                           ;
; width_word              ; 16               ; Untyped                                                                                                  ;
; numwords                ; 32               ; Untyped                                                                                                  ;
; widthad                 ; 5                ; Untyped                                                                                                  ;
; shift_count_bits        ; 5                ; Untyped                                                                                                  ;
; cvalue                  ; 0000000000000000 ; Untyped                                                                                                  ;
; is_data_in_ram          ; 1                ; Untyped                                                                                                  ;
; is_readable             ; 1                ; Untyped                                                                                                  ;
; node_name               ; 1380011312       ; Untyped                                                                                                  ;
+-------------------------+------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                                                                                         ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                                                            ; Type            ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                                                                                      ; Untyped         ;
; n_nodes                  ; 4                                                                                                                                ; Untyped         ;
; n_sel_bits               ; 3                                                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 6                                                                                                                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000011000010000001100001101110000000100000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                                                ; Signed Integer  ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RMS_3:rms_instantiation|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------+
; Parameter Name                                 ; Value       ; Type                     ;
+------------------------------------------------+-------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 14          ; Untyped                  ;
; LPM_WIDTHB                                     ; 14          ; Untyped                  ;
; LPM_WIDTHP                                     ; 28          ; Untyped                  ;
; LPM_WIDTHR                                     ; 28          ; Untyped                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                  ;
; LPM_PIPELINE                                   ; 0           ; Untyped                  ;
; LATENCY                                        ; 0           ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                  ;
; USE_EAB                                        ; OFF         ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_gr01   ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                  ;
+------------------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RMS_3:rms_instantiation|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------+
; Parameter Name                                 ; Value       ; Type                     ;
+------------------------------------------------+-------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 14          ; Untyped                  ;
; LPM_WIDTHB                                     ; 14          ; Untyped                  ;
; LPM_WIDTHP                                     ; 28          ; Untyped                  ;
; LPM_WIDTHR                                     ; 28          ; Untyped                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                  ;
; LPM_PIPELINE                                   ; 0           ; Untyped                  ;
; LATENCY                                        ; 0           ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                  ;
; USE_EAB                                        ; OFF         ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_gr01   ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                  ;
+------------------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RMS_3:rms_instantiation|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+--------------------------+
; Parameter Name                                 ; Value       ; Type                     ;
+------------------------------------------------+-------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 14          ; Untyped                  ;
; LPM_WIDTHB                                     ; 14          ; Untyped                  ;
; LPM_WIDTHP                                     ; 28          ; Untyped                  ;
; LPM_WIDTHR                                     ; 28          ; Untyped                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                  ;
; LPM_PIPELINE                                   ; 0           ; Untyped                  ;
; LATENCY                                        ; 0           ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                  ;
; USE_EAB                                        ; OFF         ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_gr01   ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                  ;
+------------------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                     ;
; Entity Instance                           ; mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 11                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_B|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 11                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_C|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 11                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; ram_dq:ram_dq_i|altsyncram:altsyncram_component                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 3                                      ;
; Entity Instance                       ; RMS_3:rms_instantiation|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 14                                     ;
;     -- LPM_WIDTHB                     ; 14                                     ;
;     -- LPM_WIDTHP                     ; 28                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; RMS_3:rms_instantiation|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 14                                     ;
;     -- LPM_WIDTHB                     ; 14                                     ;
;     -- LPM_WIDTHP                     ; 28                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; RMS_3:rms_instantiation|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 14                                     ;
;     -- LPM_WIDTHB                     ; 14                                     ;
;     -- LPM_WIDTHP                     ; 28                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_dq:ram_dq_i"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_C" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; count_max ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_B" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; count_max ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_A" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; count_max ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "overcurrent_selector:overcurrent_inst" ;
+-------------+-------+----------+----------------------------------+
; Port        ; Type  ; Severity ; Details                          ;
+-------------+-------+----------+----------------------------------+
; i_sp[7..6]  ; Input ; Info     ; Stuck at VCC                     ;
; i_sp[31..8] ; Input ; Info     ; Stuck at GND                     ;
; i_sp[5..4]  ; Input ; Info     ; Stuck at GND                     ;
; i_sp[2..0]  ; Input ; Info     ; Stuck at GND                     ;
; i_sp[3]     ; Input ; Info     ; Stuck at VCC                     ;
; im[11..7]   ; Input ; Info     ; Stuck at VCC                     ;
; im[31..12]  ; Input ; Info     ; Stuck at GND                     ;
; im[4..0]    ; Input ; Info     ; Stuck at GND                     ;
; im[6]       ; Input ; Info     ; Stuck at GND                     ;
; im[5]       ; Input ; Info     ; Stuck at VCC                     ;
+-------------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RMS_3:rms_instantiation|sqrt_wizard:sqrt"                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; remainder ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RMS_3:rms_instantiation|lpm_div:t1"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; remain      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RMS_3:rms_instantiation|contador_binario:address_counter" ;
+--------------+-------+----------+----------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                            ;
+--------------+-------+----------+----------------------------------------------------+
; clear        ; Input ; Info     ; Stuck at VCC                                       ;
; enable       ; Input ; Info     ; Stuck at VCC                                       ;
; count_max[1] ; Input ; Info     ; Stuck at VCC                                       ;
; count_max[0] ; Input ; Info     ; Stuck at GND                                       ;
+--------------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "mu_emulator:emulador|contador_binario:address_counter" ;
+-----------------+-------+----------+----------------------------------------------+
; Port            ; Type  ; Severity ; Details                                      ;
+-----------------+-------+----------+----------------------------------------------+
; count_max[1..0] ; Input ; Info     ; Stuck at GND                                 ;
; count_max[4]    ; Input ; Info     ; Stuck at VCC                                 ;
; count_max[3]    ; Input ; Info     ; Stuck at GND                                 ;
; count_max[2]    ; Input ; Info     ; Stuck at VCC                                 ;
+-----------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                 ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                           ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; 0              ; ROM0        ; 16    ; 32    ; Read/Write ; mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated ;
; 1              ; ROM1        ; 16    ; 32    ; Read/Write ; mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated ;
; 2              ; ROM2        ; 16    ; 32    ; Read/Write ; mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated ;
; 3              ; RAM0        ; 16    ; 32    ; Read/Write ; ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Aug 07 15:16:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto
Info: Found 2 design units, including 1 entities, in source file ../sources/prueba_relay.vhd
    Info: Found design unit 1: prueba_relay-arch
    Info: Found entity 1: prueba_relay
Info: Found 2 design units, including 1 entities, in source file ../sources/prueba_filter.vhd
    Info: Found design unit 1: prueba_filter-arch
    Info: Found entity 1: prueba_filter
Info: Found 2 design units, including 1 entities, in source file ../sources/prueba_RMS.vhd
    Info: Found design unit 1: prueba_RMS-arch
    Info: Found entity 1: prueba_RMS
Info: Found 2 design units, including 1 entities, in source file ../sources/prueba_RMS_3.vhd
    Info: Found design unit 1: prueba_RMS_3-arch
    Info: Found entity 1: prueba_RMS_3
Info: Found 2 design units, including 1 entities, in source file ../sources/prueba_overcurrent.vhd
    Info: Found design unit 1: prueba_overcurrent-arch
    Info: Found entity 1: prueba_overcurrent
Info: Found 3 design units, including 1 entities, in source file ../sources/relay.vhd
    Info: Found design unit 1: pk_relay
    Info: Found design unit 2: relay-arch
    Info: Found entity 1: relay
Info: Found 3 design units, including 1 entities, in source file ../sources/freq_div.vhd
    Info: Found design unit 1: PK_FREQ_DIV
    Info: Found design unit 2: FREQ_DIV-synth
    Info: Found entity 1: FREQ_DIV
Info: Found 3 design units, including 1 entities, in source file ../sources/mu_emulator.vhd
    Info: Found design unit 1: pk_mu_emulator
    Info: Found design unit 2: mu_emulator-arch
    Info: Found entity 1: mu_emulator
Info: Found 3 design units, including 1 entities, in source file ../sources/muestras.vhd
    Info: Found design unit 1: pk_muestras
    Info: Found design unit 2: muestras-arch
    Info: Found entity 1: muestras
Info: Found 2 design units, including 1 entities, in source file ../sources/ram_dq.vhd
    Info: Found design unit 1: ram_dq-SYN
    Info: Found entity 1: ram_dq
Info: Found 2 design units, including 1 entities, in source file ../sources/ram_dq_2.vhd
    Info: Found design unit 1: ram_dq_2-SYN
    Info: Found entity 1: ram_dq_2
Info: Found 3 design units, including 1 entities, in source file ../sources/RMS.vhd
    Info: Found design unit 1: pk_RMS
    Info: Found design unit 2: RMS-arch
    Info: Found entity 1: RMS
Info: Found 3 design units, including 1 entities, in source file ../sources/RMS_3.vhd
    Info: Found design unit 1: pk_RMS_3
    Info: Found design unit 2: RMS_3-arch
    Info: Found entity 1: RMS_3
Info: Found 3 design units, including 1 entities, in source file ../sources/RMS_6.vhd
    Info: Found design unit 1: pk_RMS_6
    Info: Found design unit 2: RMS_6-arch
    Info: Found entity 1: RMS_6
Info: Found 3 design units, including 1 entities, in source file ../sources/samples.vhd
    Info: Found design unit 1: pk_samples
    Info: Found design unit 2: samples-arch
    Info: Found entity 1: samples
Info: Found 2 design units, including 1 entities, in source file ../sources/signal_IA.vhd
    Info: Found design unit 1: signal_ia-SYN
    Info: Found entity 1: signal_IA
Info: Found 2 design units, including 1 entities, in source file ../sources/signal_IB.vhd
    Info: Found design unit 1: signal_ib-SYN
    Info: Found entity 1: signal_IB
Info: Found 2 design units, including 1 entities, in source file ../sources/signal_IC.vhd
    Info: Found design unit 1: signal_ic-SYN
    Info: Found entity 1: signal_IC
Info: Found 2 design units, including 1 entities, in source file ../sources/sinc_rom.vhd
    Info: Found design unit 1: sinc_rom-SYN
    Info: Found entity 1: sinc_rom
Info: Found 2 design units, including 1 entities, in source file ../sources/sinc_rom_IB.vhd
    Info: Found design unit 1: sinc_rom_ib-SYN
    Info: Found entity 1: sinc_rom_IB
Info: Found 2 design units, including 1 entities, in source file ../sources/sinc_rom_IC.vhd
    Info: Found design unit 1: sinc_rom_ic-SYN
    Info: Found entity 1: sinc_rom_IC
Info: Found 2 design units, including 1 entities, in source file ../sources/sqrt_wizard.vhd
    Info: Found design unit 1: sqrt_wizard-SYN
    Info: Found entity 1: sqrt_wizard
Info: Found 3 design units, including 1 entities, in source file ../sources/suma_4.vhd
    Info: Found design unit 1: pk_mean
    Info: Found design unit 2: mean-sumar
    Info: Found entity 1: mean
Info: Found 3 design units, including 1 entities, in source file ../sources/overcurrent_selector.vhd
    Info: Found design unit 1: pk_overcurrent_selector
    Info: Found design unit 2: overcurrent_selector-arch
    Info: Found entity 1: overcurrent_selector
Info: Found 3 design units, including 1 entities, in source file ../sources/contador_binario.vhd
    Info: Found design unit 1: pk_contador_binario
    Info: Found design unit 2: contador_binario-contador_binario_arch
    Info: Found entity 1: contador_binario
Info: Found 3 design units, including 1 entities, in source file ../sources/filter.vhd
    Info: Found design unit 1: pk_filter
    Info: Found design unit 2: filter-arch
    Info: Found entity 1: filter
Info: Found 66 design units, including 33 entities, in source file altfp_loa.vhd
    Info: Found design unit 1: altfp_loa_altbarrel_shift_n3e-RTL
    Info: Found design unit 2: altfp_loa_altbarrel_shift_vgb-RTL
    Info: Found design unit 3: altfp_loa_altbarrel_shift_a7e-RTL
    Info: Found design unit 4: altfp_loa_altfp_log_and_or_f9b-RTL
    Info: Found design unit 5: altfp_loa_altfp_log_and_or_t6b-RTL
    Info: Found design unit 6: altfp_loa_altfp_log_and_or_a8b-RTL
    Info: Found design unit 7: altfp_loa_altfp_log_csa_s0e-RTL
    Info: Found design unit 8: altfp_loa_altfp_log_csa_k0e-RTL
    Info: Found design unit 9: altfp_loa_altfp_log_csa_0nc-RTL
    Info: Found design unit 10: altfp_loa_altfp_log_csa_d4b-RTL
    Info: Found design unit 11: altfp_loa_altfp_log_csa_umc-RTL
    Info: Found design unit 12: altfp_loa_altfp_log_csa_nlf-RTL
    Info: Found design unit 13: altfp_loa_altfp_log_csa_8kf-RTL
    Info: Found design unit 14: altfp_loa_altfp_log_csa_r0e-RTL
    Info: Found design unit 15: altfp_loa_altfp_log_csa_o0e-RTL
    Info: Found design unit 16: altfp_loa_altfp_log_csa_l1e-RTL
    Info: Found design unit 17: altfp_loa_altfp_log_csa_s1e-RTL
    Info: Found design unit 18: altfp_loa_altfp_log_csa_p1e-RTL
    Info: Found design unit 19: altfp_loa_range_reduction_31e-RTL
    Info: Found design unit 20: altfp_loa_altpriority_encoder_3v7-RTL
    Info: Found design unit 21: altfp_loa_altpriority_encoder_3e8-RTL
    Info: Found design unit 22: altfp_loa_altpriority_encoder_6v7-RTL
    Info: Found design unit 23: altfp_loa_altpriority_encoder_6e8-RTL
    Info: Found design unit 24: altfp_loa_altpriority_encoder_bv7-RTL
    Info: Found design unit 25: altfp_loa_altpriority_encoder_be8-RTL
    Info: Found design unit 26: altfp_loa_altpriority_encoder_r08-RTL
    Info: Found design unit 27: altfp_loa_altpriority_encoder_rf8-RTL
    Info: Found design unit 28: altfp_loa_altpriority_encoder_tv8-RTL
    Info: Found design unit 29: altfp_loa_altpriority_encoder_te9-RTL
    Info: Found design unit 30: altfp_loa_altpriority_encoder_uja-RTL
    Info: Found design unit 31: altfp_loa_altpriority_encoder_q08-RTL
    Info: Found design unit 32: altfp_loa_altfp_log_b7b-RTL
    Info: Found design unit 33: altfp_loa-RTL
    Info: Found entity 1: altfp_loa_altbarrel_shift_n3e
    Info: Found entity 2: altfp_loa_altbarrel_shift_vgb
    Info: Found entity 3: altfp_loa_altbarrel_shift_a7e
    Info: Found entity 4: altfp_loa_altfp_log_and_or_f9b
    Info: Found entity 5: altfp_loa_altfp_log_and_or_t6b
    Info: Found entity 6: altfp_loa_altfp_log_and_or_a8b
    Info: Found entity 7: altfp_loa_altfp_log_csa_s0e
    Info: Found entity 8: altfp_loa_altfp_log_csa_k0e
    Info: Found entity 9: altfp_loa_altfp_log_csa_0nc
    Info: Found entity 10: altfp_loa_altfp_log_csa_d4b
    Info: Found entity 11: altfp_loa_altfp_log_csa_umc
    Info: Found entity 12: altfp_loa_altfp_log_csa_nlf
    Info: Found entity 13: altfp_loa_altfp_log_csa_8kf
    Info: Found entity 14: altfp_loa_altfp_log_csa_r0e
    Info: Found entity 15: altfp_loa_altfp_log_csa_o0e
    Info: Found entity 16: altfp_loa_altfp_log_csa_l1e
    Info: Found entity 17: altfp_loa_altfp_log_csa_s1e
    Info: Found entity 18: altfp_loa_altfp_log_csa_p1e
    Info: Found entity 19: altfp_loa_range_reduction_31e
    Info: Found entity 20: altfp_loa_altpriority_encoder_3v7
    Info: Found entity 21: altfp_loa_altpriority_encoder_3e8
    Info: Found entity 22: altfp_loa_altpriority_encoder_6v7
    Info: Found entity 23: altfp_loa_altpriority_encoder_6e8
    Info: Found entity 24: altfp_loa_altpriority_encoder_bv7
    Info: Found entity 25: altfp_loa_altpriority_encoder_be8
    Info: Found entity 26: altfp_loa_altpriority_encoder_r08
    Info: Found entity 27: altfp_loa_altpriority_encoder_rf8
    Info: Found entity 28: altfp_loa_altpriority_encoder_tv8
    Info: Found entity 29: altfp_loa_altpriority_encoder_te9
    Info: Found entity 30: altfp_loa_altpriority_encoder_uja
    Info: Found entity 31: altfp_loa_altpriority_encoder_q08
    Info: Found entity 32: altfp_loa_altfp_log_b7b
    Info: Found entity 33: altfp_loa
Info: Found 44 design units, including 22 entities, in source file add_pf.vhd
    Info: Found design unit 1: add_pf_altbarrel_shift_q3e-RTL
    Info: Found design unit 2: add_pf_altbarrel_shift_07g-RTL
    Info: Found design unit 3: add_pf_altpriority_encoder_3e8-RTL
    Info: Found design unit 4: add_pf_altpriority_encoder_6e8-RTL
    Info: Found design unit 5: add_pf_altpriority_encoder_be8-RTL
    Info: Found design unit 6: add_pf_altpriority_encoder_3v7-RTL
    Info: Found design unit 7: add_pf_altpriority_encoder_6v7-RTL
    Info: Found design unit 8: add_pf_altpriority_encoder_bv7-RTL
    Info: Found design unit 9: add_pf_altpriority_encoder_uv8-RTL
    Info: Found design unit 10: add_pf_altpriority_encoder_ue9-RTL
    Info: Found design unit 11: add_pf_altpriority_encoder_ou8-RTL
    Info: Found design unit 12: add_pf_altpriority_encoder_nh8-RTL
    Info: Found design unit 13: add_pf_altpriority_encoder_qh8-RTL
    Info: Found design unit 14: add_pf_altpriority_encoder_vh8-RTL
    Info: Found design unit 15: add_pf_altpriority_encoder_ii9-RTL
    Info: Found design unit 16: add_pf_altpriority_encoder_n28-RTL
    Info: Found design unit 17: add_pf_altpriority_encoder_q28-RTL
    Info: Found design unit 18: add_pf_altpriority_encoder_v28-RTL
    Info: Found design unit 19: add_pf_altpriority_encoder_i39-RTL
    Info: Found design unit 20: add_pf_altpriority_encoder_cna-RTL
    Info: Found design unit 21: add_pf_altfp_add_sub_52l-RTL
    Info: Found design unit 22: add_pf-RTL
    Info: Found entity 1: add_pf_altbarrel_shift_q3e
    Info: Found entity 2: add_pf_altbarrel_shift_07g
    Info: Found entity 3: add_pf_altpriority_encoder_3e8
    Info: Found entity 4: add_pf_altpriority_encoder_6e8
    Info: Found entity 5: add_pf_altpriority_encoder_be8
    Info: Found entity 6: add_pf_altpriority_encoder_3v7
    Info: Found entity 7: add_pf_altpriority_encoder_6v7
    Info: Found entity 8: add_pf_altpriority_encoder_bv7
    Info: Found entity 9: add_pf_altpriority_encoder_uv8
    Info: Found entity 10: add_pf_altpriority_encoder_ue9
    Info: Found entity 11: add_pf_altpriority_encoder_ou8
    Info: Found entity 12: add_pf_altpriority_encoder_nh8
    Info: Found entity 13: add_pf_altpriority_encoder_qh8
    Info: Found entity 14: add_pf_altpriority_encoder_vh8
    Info: Found entity 15: add_pf_altpriority_encoder_ii9
    Info: Found entity 16: add_pf_altpriority_encoder_n28
    Info: Found entity 17: add_pf_altpriority_encoder_q28
    Info: Found entity 18: add_pf_altpriority_encoder_v28
    Info: Found entity 19: add_pf_altpriority_encoder_i39
    Info: Found entity 20: add_pf_altpriority_encoder_cna
    Info: Found entity 21: add_pf_altfp_add_sub_52l
    Info: Found entity 22: add_pf
Info: Found 28 design units, including 14 entities, in source file div_pf.vhd
    Info: Found design unit 1: div_pf_altfp_div_csa_gvc-RTL
    Info: Found design unit 2: div_pf_altfp_div_csa_72c-RTL
    Info: Found design unit 3: div_pf_altfp_div_csa_j0f-RTL
    Info: Found design unit 4: div_pf_altfp_div_csa_c3c-RTL
    Info: Found design unit 5: div_pf_altfp_div_csa_a2c-RTL
    Info: Found design unit 6: div_pf_altfp_div_csa_b3c-RTL
    Info: Found design unit 7: div_pf_qds_block_7o8-RTL
    Info: Found design unit 8: div_pf_srt_block_int_bik-RTL
    Info: Found design unit 9: div_pf_qds_block_6a7-RTL
    Info: Found design unit 10: div_pf_srt_block_int_jkk-RTL
    Info: Found design unit 11: div_pf_srt_block_int_qek-RTL
    Info: Found design unit 12: div_pf_altfp_div_srt_ext_g6f-RTL
    Info: Found design unit 13: div_pf_altfp_div_t0i-RTL
    Info: Found design unit 14: div_pf-RTL
    Info: Found entity 1: div_pf_altfp_div_csa_gvc
    Info: Found entity 2: div_pf_altfp_div_csa_72c
    Info: Found entity 3: div_pf_altfp_div_csa_j0f
    Info: Found entity 4: div_pf_altfp_div_csa_c3c
    Info: Found entity 5: div_pf_altfp_div_csa_a2c
    Info: Found entity 6: div_pf_altfp_div_csa_b3c
    Info: Found entity 7: div_pf_qds_block_7o8
    Info: Found entity 8: div_pf_srt_block_int_bik
    Info: Found entity 9: div_pf_qds_block_6a7
    Info: Found entity 10: div_pf_srt_block_int_jkk
    Info: Found entity 11: div_pf_srt_block_int_qek
    Info: Found entity 12: div_pf_altfp_div_srt_ext_g6f
    Info: Found entity 13: div_pf_altfp_div_t0i
    Info: Found entity 14: div_pf
Info: Found 4 design units, including 2 entities, in source file mult_pf.vhd
    Info: Found design unit 1: mult_pf_altfp_mult_k5k-RTL
    Info: Found design unit 2: mult_pf-RTL
    Info: Found entity 1: mult_pf_altfp_mult_k5k
    Info: Found entity 2: mult_pf
Info: Found 2 design units, including 1 entities, in source file ram_filter.vhd
    Info: Found design unit 1: ram_filter-SYN
    Info: Found entity 1: ram_filter
Info: Found 2 design units, including 1 entities, in source file lpm_div.vhd
    Info: Found design unit 1: lpm_div-SYN
    Info: Found entity 1: lpm_div
Info: Found 2 design units, including 1 entities, in source file IDMT_SI_200_01_rom.vhd
    Info: Found design unit 1: idmt_si_200_01_rom-SYN
    Info: Found entity 1: IDMT_SI_200_01_rom
Info: Elaborating entity "prueba_overcurrent" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at prueba_overcurrent.vhd(53): object "q_ram" assigned a value but never read
Info (10041): Inferred latch for "data_in[0]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[1]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[2]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[3]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[4]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[5]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[6]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[7]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[8]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[9]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[10]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[11]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[12]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[13]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[14]" at prueba_overcurrent.vhd(188)
Info (10041): Inferred latch for "data_in[15]" at prueba_overcurrent.vhd(188)
Info: Elaborating entity "mu_emulator" for hierarchy "mu_emulator:emulador"
Info: Elaborating entity "FREQ_DIV" for hierarchy "mu_emulator:emulador|FREQ_DIV:ready_signal_inst"
Info: Elaborating entity "contador_binario" for hierarchy "mu_emulator:emulador|contador_binario:address_counter"
Info: Elaborating entity "signal_IA" for hierarchy "mu_emulator:emulador|signal_IA:I_A_signal_rom"
Info: Elaborating entity "altsyncram" for hierarchy "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../mif/mu_sample_I_A_200A.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM0"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o8f1.tdf
    Info: Found entity 1: altsyncram_o8f1
Info: Elaborating entity "altsyncram_o8f1" for hierarchy "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qmg2.tdf
    Info: Found entity 1: altsyncram_qmg2
Info: Elaborating entity "altsyncram_qmg2" for hierarchy "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|altsyncram_qmg2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928816"
    Info: Parameter "NUMWORDS" = "32"
    Info: Parameter "SHIFT_COUNT_BITS" = "5"
    Info: Parameter "WIDTH_WORD" = "16"
    Info: Parameter "WIDTHAD" = "5"
Info: Elaborating entity "sld_rom_sr" for hierarchy "mu_emulator:emulador|signal_IA:I_A_signal_rom|altsyncram:altsyncram_component|altsyncram_o8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "signal_IB" for hierarchy "mu_emulator:emulador|signal_IB:I_B_signal_rom"
Info: Elaborating entity "altsyncram" for hierarchy "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../mif/mu_sample_I_B_200A.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q8f1.tdf
    Info: Found entity 1: altsyncram_q8f1
Info: Elaborating entity "altsyncram_q8f1" for hierarchy "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rmg2.tdf
    Info: Found entity 1: altsyncram_rmg2
Info: Elaborating entity "altsyncram_rmg2" for hierarchy "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|altsyncram_rmg2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928817"
    Info: Parameter "NUMWORDS" = "32"
    Info: Parameter "SHIFT_COUNT_BITS" = "5"
    Info: Parameter "WIDTH_WORD" = "16"
    Info: Parameter "WIDTHAD" = "5"
Info: Elaborating entity "sld_rom_sr" for hierarchy "mu_emulator:emulador|signal_IB:I_B_signal_rom|altsyncram:altsyncram_component|altsyncram_q8f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "signal_IC" for hierarchy "mu_emulator:emulador|signal_IC:I_C_signal_rom"
Info: Elaborating entity "altsyncram" for hierarchy "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../mif/mu_sample_I_C_200A.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM2"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s8f1.tdf
    Info: Found entity 1: altsyncram_s8f1
Info: Elaborating entity "altsyncram_s8f1" for hierarchy "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_smg2.tdf
    Info: Found entity 1: altsyncram_smg2
Info: Elaborating entity "altsyncram_smg2" for hierarchy "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|altsyncram_smg2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "mu_emulator:emulador|signal_IC:I_C_signal_rom|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928818"
    Info: Parameter "NUMWORDS" = "32"
    Info: Parameter "SHIFT_COUNT_BITS" = "5"
    Info: Parameter "WIDTH_WORD" = "16"
    Info: Parameter "WIDTHAD" = "5"
Info: Elaborating entity "filter" for hierarchy "filter:filtro1"
Warning (10036): Verilog HDL or VHDL warning at filter.vhd(52): object "s_clk" assigned a value but never read
Info: Elaborating entity "samples" for hierarchy "filter:filtro1|samples:samples_inst"
Info: Elaborating entity "mean" for hierarchy "filter:filtro1|mean:suma_4_inst"
Info: Elaborating entity "RMS_3" for hierarchy "RMS_3:rms_instantiation"
Warning (10036): Verilog HDL or VHDL warning at RMS_3.vhd(98): object "Resto" assigned a value but never read
Warning (10812): VHDL warning at RMS_3.vhd(191): sensitivity list already contains ready_I
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(194): signal "ready_I_rising" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(200): signal "ready_I_rising" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(229): signal "s_T_I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(230): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(253): signal "s_T_I2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(254): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(278): signal "s_T_I3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(279): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RMS_3.vhd(191): inferring latch(es) for signal or variable "NXSTATE", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RMS_3.vhd(191): inferring latch(es) for signal or variable "divide", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RMS_3.vhd(191): inferring latch(es) for signal or variable "out_1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RMS_3.vhd(191): inferring latch(es) for signal or variable "out_2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RMS_3.vhd(191): inferring latch(es) for signal or variable "out_3", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at RMS_3.vhd(345): signal "tope" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "out_3[0]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[1]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[2]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[3]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[4]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[5]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[6]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[7]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[8]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[9]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[10]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[11]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[12]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[13]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[14]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_3[15]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[0]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[1]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[2]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[3]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[4]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[5]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[6]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[7]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[8]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[9]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[10]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[11]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[12]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[13]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[14]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_2[15]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[0]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[1]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[2]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[3]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[4]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[5]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[6]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[7]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[8]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[9]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[10]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[11]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[12]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[13]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[14]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "out_1[15]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[0]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[1]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[2]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[3]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[4]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[5]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[6]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[7]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[8]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[9]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[10]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[11]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[12]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[13]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[14]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[15]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[16]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[17]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[18]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[19]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[20]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[21]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[22]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[23]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[24]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[25]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[26]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[27]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[28]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[29]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[30]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "divide[31]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "NXSTATE[0]" at RMS_3.vhd(191)
Info (10041): Inferred latch for "NXSTATE[1]" at RMS_3.vhd(191)
Info: Elaborating entity "contador_binario" for hierarchy "RMS_3:rms_instantiation|contador_binario:address_counter"
Info: Elaborating entity "lpm_div" for hierarchy "RMS_3:rms_instantiation|lpm_div:t1"
Info: Elaborating entity "lpm_divide" for hierarchy "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "5"
    Info: Parameter "lpm_widthn" = "32"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ejr.tdf
    Info: Found entity 1: lpm_divide_ejr
Info: Elaborating entity "lpm_divide_ejr" for hierarchy "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info: Found entity 1: sign_div_unsign_qlh
Info: Elaborating entity "sign_div_unsign_qlh" for hierarchy "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated|sign_div_unsign_qlh:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u5f.tdf
    Info: Found entity 1: alt_u_div_u5f
Info: Elaborating entity "alt_u_div_u5f" for hierarchy "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_u5f:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Elaborating entity "add_sub_unc" for hierarchy "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_u5f:divider|add_sub_unc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborating entity "add_sub_vnc" for hierarchy "RMS_3:rms_instantiation|lpm_div:t1|lpm_divide:lpm_divide_component|lpm_divide_ejr:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_u5f:divider|add_sub_vnc:add_sub_1"
Info: Elaborating entity "sqrt_wizard" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt"
Info: Elaborating entity "altsqrt" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Instantiated megafunction "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component" with the following parameter:
    Info: Parameter "pipeline" = "0"
    Info: Parameter "q_port_width" = "16"
    Info: Parameter "r_port_width" = "17"
    Info: Parameter "width" = "32"
    Info: Parameter "lpm_type" = "altsqrt"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mpc.tdf
    Info: Found entity 1: add_sub_mpc
Info: Elaborating entity "add_sub_mpc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_mpc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lpc.tdf
    Info: Found entity 1: add_sub_lpc
Info: Elaborating entity "add_sub_lpc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_lpc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kpc.tdf
    Info: Found entity 1: add_sub_kpc
Info: Elaborating entity "add_sub_kpc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_kpc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_jpc.tdf
    Info: Found entity 1: add_sub_jpc
Info: Elaborating entity "add_sub_jpc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_jpc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ipc.tdf
    Info: Found entity 1: add_sub_ipc
Info: Elaborating entity "add_sub_ipc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_ipc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_hpc.tdf
    Info: Found entity 1: add_sub_hpc
Info: Elaborating entity "add_sub_hpc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_hpc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gpc.tdf
    Info: Found entity 1: add_sub_gpc
Info: Elaborating entity "add_sub_gpc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_gpc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info: Found entity 1: add_sub_fpc
Info: Elaborating entity "add_sub_fpc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_fpc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info: Found entity 1: add_sub_epc
Info: Elaborating entity "add_sub_epc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_epc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6oc.tdf
    Info: Found entity 1: add_sub_6oc
Info: Elaborating entity "add_sub_6oc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_6oc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5oc.tdf
    Info: Found entity 1: add_sub_5oc
Info: Elaborating entity "add_sub_5oc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]|add_sub_5oc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4oc.tdf
    Info: Found entity 1: add_sub_4oc
Info: Elaborating entity "add_sub_4oc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]|add_sub_4oc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3oc.tdf
    Info: Found entity 1: add_sub_3oc
Info: Elaborating entity "add_sub_3oc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]|add_sub_3oc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2oc.tdf
    Info: Found entity 1: add_sub_2oc
Info: Elaborating entity "add_sub_2oc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]|add_sub_2oc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_1oc.tdf
    Info: Found entity 1: add_sub_1oc
Info: Elaborating entity "add_sub_1oc" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]|add_sub_1oc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:a_delay"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:a_delay", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[15]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[14]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[13]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[12]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[11]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[10]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[9]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[8]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[7]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[6]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[5]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[4]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[3]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[2]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[1]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[0]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[15]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[14]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[13]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[12]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[11]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[10]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[9]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[8]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[7]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[6]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[5]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[4]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[3]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[2]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[1]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "dffpipe" for hierarchy "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[0]"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "RMS_3:rms_instantiation|sqrt_wizard:sqrt|altsqrt:altsqrt_component"
Info: Elaborating entity "overcurrent_selector" for hierarchy "overcurrent_selector:overcurrent_inst"
Info: Elaborating entity "FREQ_DIV" for hierarchy "overcurrent_selector:overcurrent_inst|FREQ_DIV:timer_clock"
Info: Elaborating entity "contador_binario" for hierarchy "overcurrent_selector:overcurrent_inst|contador_binario:timer_counter_A"
Info: Elaborating entity "IDMT_SI_200_01_rom" for hierarchy "overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A"
Info: Elaborating entity "altsyncram" for hierarchy "overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component"
Info: Instantiated megafunction "overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../mif/IDMT_SI_200_01.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "11"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_72b1.tdf
    Info: Found entity 1: altsyncram_72b1
Info: Elaborating entity "altsyncram_72b1" for hierarchy "overcurrent_selector:overcurrent_inst|IDMT_SI_200_01_rom:IDMT_LUP_I_A|altsyncram:altsyncram_component|altsyncram_72b1:auto_generated"
Info: Elaborating entity "ram_dq" for hierarchy "ram_dq:ram_dq_i"
Info: Elaborating entity "altsyncram" for hierarchy "ram_dq:ram_dq_i|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram_dq:ram_dq_i|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram_dq:ram_dq_i|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM0"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9uj1.tdf
    Info: Found entity 1: altsyncram_9uj1
Info: Elaborating entity "altsyncram_9uj1" for hierarchy "ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b5a2.tdf
    Info: Found entity 1: altsyncram_b5a2
Info: Elaborating entity "altsyncram_b5a2" for hierarchy "ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|altsyncram_b5a2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "ram_dq:ram_dq_i|altsyncram:altsyncram_component|altsyncram_9uj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380011312"
    Info: Parameter "NUMWORDS" = "32"
    Info: Parameter "SHIFT_COUNT_BITS" = "5"
    Info: Parameter "WIDTH_WORD" = "16"
    Info: Parameter "WIDTHAD" = "5"
Info: Ignored 15 buffer(s)
    Info: Ignored 15 CARRY_SUM buffer(s)
Info: Inferred 3 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "RMS_3:rms_instantiation|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "RMS_3:rms_instantiation|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "RMS_3:rms_instantiation|Mult2"
Info: Elaborated megafunction instantiation "RMS_3:rms_instantiation|lpm_mult:Mult0"
Info: Instantiated megafunction "RMS_3:rms_instantiation|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "14"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "28"
    Info: Parameter "LPM_WIDTHR" = "28"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_gr01.tdf
    Info: Found entity 1: mult_gr01
Warning: Latch RMS_3:rms_instantiation|divide[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|divide[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|NXSTATE[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[0]
Warning: Latch RMS_3:rms_instantiation|NXSTATE[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal RMS_3:rms_instantiation|STATE[1]
Warning: Latch data_in[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Warning: Latch data_in[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal signal_select
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register RMS_3:rms_instantiation|STATE[1] will power up to High
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "RMS_3:rms_instantiation|s_T_I1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RMS_3:rms_instantiation|s_T_I2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RMS_3:rms_instantiation|s_T_I3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RMS_3:rms_instantiation|s_T_I1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RMS_3:rms_instantiation|s_T_I2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RMS_3:rms_instantiation|s_T_I3[1]" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Ignored assignments for entity "proyecto" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name OPTIMIZE_SSN OFF -entity proyecto -family "Cyclone III" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity proyecto -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity proyecto -section_id "Root Region" is ignored
Info: Implemented 5074 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 24 output pins
    Info: Implemented 4935 logic cells
    Info: Implemented 97 RAM segments
    Info: Implemented 6 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 284 megabytes
    Info: Processing ended: Fri Aug 07 15:17:19 2020
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:36


