{"vcs1":{"timestamp_begin":1738062742.474443436, "rt":0.25, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1738062742.798376380, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1738062743.112936439, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738062742.252479601}
{"VCS_COMP_START_TIME": 1738062742.252479601}
{"VCS_COMP_END_TIME": 1738062743.324955104}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265416}}
{"vcselab": {"peak_mem": 150360}}
