Bottom: bfae38f5cd4f00110f04efbe2d330dce5c47b1ce
Top:    bfae38f5cd4f00110f04efbe2d330dce5c47b1ce
Author: Peter Clifton <peter@clifton-electronics.co.uk>
Date:   2015-01-01 15:57:16 +0000

Don't use abuse mask drawing of pin/via drawing routines to show DRC clearance during placement

Explicitly call the graphical drawing routines as necessary.


---


