<div id="pf4d" class="pf w0 h0" data-page-no="4d"><div class="pc pc4d w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg4d.png"/><div class="c xca y5ad w15 h34"><div class="t m0 xd2 h35 y5ae ff2 fs14 fc0 sc0 ls0">SRAM_U</div><div class="t m0 x4 h36 y5af ff2 fs15 fc0 sc0 ls0">0x2000_0000</div><div class="t m2 xc1 h36 y5b0 ff2 fs15 fc0 sc0 ls0 ws0">SRAM size *(1/4)</div><div class="t m0 x9 h35 y5b1 ff2 fs14 fc0 sc0 ls0">SRAM_L</div><div class="t m0 x4 h36 y5b2 ff2 fs15 fc0 sc0 ls0">0x1FFF_FFFF</div><div class="t m2 x84 h36 y5b3 ff2 fs15 fc0 sc0 ls0 ws0">SRAM size * (3/4)</div><div class="t m0 x4 h36 y5b4 ff2 fs15 fc0 sc0 ls0 ws0">0x2000_0000 – SRAM_size/4</div><div class="t m0 x4 h36 y5b5 ff2 fs15 fc0 sc0 ls0 ws0">0x2000_0000 + SRAM_size(3/4) - 1</div></div><div class="t m0 x40 h9 y5b6 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-20. SRAM blocks memory map</div><div class="t m0 x9 hf y5b7 ff3 fs5 fc0 sc0 ls0 ws0">For example, for a device containing 16 KB of SRAM the ranges are:</div><div class="t m0 x33 hf y5b8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SRAM_L: 0x1FFF_F000 – 0x1FFF_FFFF</div><div class="t m0 x33 hf y5b9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SRAM_U: 0x2000_0000 – 0x2000_2FFF</div><div class="t m0 x9 h1b y5ba ff1 fsc fc0 sc0 ls0 ws0">3.6.3.3<span class="_ _b"> </span>SRAM retention in low power modes</div><div class="t m0 x9 hf y5bb ff3 fs5 fc0 sc0 ls0 ws0">The SRAM is retained down to VLLS3 mode. In VLLS1 and VLLS0 no SRAM is</div><div class="t m0 x9 hf y5bc ff3 fs5 fc0 sc0 ls0">retained.</div><div class="t m0 x2 hd y5bd ff1 fs7 fc0 sc0 ls0">Analog</div><div class="t m0 x9 he y5be ff1 fs1 fc0 sc0 ls0 ws0">3.7.1<span class="_ _b"> </span>16-bit SAR ADC Configuration</div><div class="t m0 x9 hf y5bf ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y5c0 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the module’s dedicated chapter.</div><div class="t m0 x9 hd y5c1 ff1 fs7 fc0 sc0 ls0">3.7</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>77</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
