Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 21:10:21 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.055        0.000                      0                61990        0.044        0.000                      0                61990        3.870        0.000                       0                 24323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_11M0592                              {0.000 45.211}     90.422          11.059          
clk_50M                                  {0.000 10.000}     20.000          50.000          
cpu/cpu_design_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_cpu_design_clk_wiz_0_1        {0.000 5.000}      10.000          100.000         
  clkfbout_cpu_design_clk_wiz_0_1        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                       16.039        0.000                      0                   60        0.242        0.000                      0                   60        9.500        0.000                       0                    24  
cpu/cpu_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_cpu_design_clk_wiz_0_1              0.055        0.000                      0                61738        0.044        0.000                      0                61738        3.870        0.000                       0                 24295  
  clkfbout_cpu_design_clk_wiz_0_1                                                                                                                                                         18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_cpu_design_clk_wiz_0_1  clk_out1_cpu_design_clk_wiz_0_1        6.653        0.000                      0                  192        0.473        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.039ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.788ns (22.168%)  route 2.767ns (77.832%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 22.500 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.767     6.242    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.102    22.500    vga800x600at75/clk_50M
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.168    22.669    
                         clock uncertainty           -0.035    22.633    
    SLICE_X5Y160         FDRE (Setup_fdre_C_R)       -0.352    22.281    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                 16.039    

Slack (MET) :             16.039ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.788ns (22.168%)  route 2.767ns (77.832%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 22.500 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.767     6.242    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.102    22.500    vga800x600at75/clk_50M
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.168    22.669    
                         clock uncertainty           -0.035    22.633    
    SLICE_X5Y160         FDRE (Setup_fdre_C_R)       -0.352    22.281    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                 16.039    

Slack (MET) :             16.039ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.788ns (22.168%)  route 2.767ns (77.832%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 22.500 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.767     6.242    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.102    22.500    vga800x600at75/clk_50M
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.168    22.669    
                         clock uncertainty           -0.035    22.633    
    SLICE_X5Y160         FDRE (Setup_fdre_C_R)       -0.352    22.281    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                 16.039    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.788ns (22.866%)  route 2.658ns (77.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 22.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.658     6.134    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.112    22.511    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.168    22.679    
                         clock uncertainty           -0.035    22.644    
    SLICE_X5Y159         FDRE (Setup_fdre_C_R)       -0.352    22.292    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.788ns (22.866%)  route 2.658ns (77.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 22.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.658     6.134    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.112    22.511    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.168    22.679    
                         clock uncertainty           -0.035    22.644    
    SLICE_X5Y159         FDRE (Setup_fdre_C_R)       -0.352    22.292    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.788ns (22.866%)  route 2.658ns (77.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 22.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.658     6.134    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.112    22.511    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.168    22.679    
                         clock uncertainty           -0.035    22.644    
    SLICE_X5Y159         FDRE (Setup_fdre_C_R)       -0.352    22.292    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.788ns (22.866%)  route 2.658ns (77.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 22.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.658     6.134    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.112    22.511    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.168    22.679    
                         clock uncertainty           -0.035    22.644    
    SLICE_X5Y159         FDRE (Setup_fdre_C_R)       -0.352    22.292    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.203ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.788ns (23.645%)  route 2.545ns (76.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 22.496 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.545     6.020    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y158         FDRE                                         r  vga800x600at75/vdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.098    22.496    vga800x600at75/clk_50M
    SLICE_X4Y158         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
                         clock pessimism              0.114    22.611    
                         clock uncertainty           -0.035    22.575    
    SLICE_X4Y158         FDRE (Setup_fdre_C_R)       -0.352    22.223    vga800x600at75/vdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 16.203    

Slack (MET) :             16.207ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.788ns (23.671%)  route 2.541ns (76.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 22.496 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.541     6.016    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y158         FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.098    22.496    vga800x600at75/clk_50M
    SLICE_X5Y158         FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.114    22.611    
                         clock uncertainty           -0.035    22.575    
    SLICE_X5Y158         FDRE (Setup_fdre_C_R)       -0.352    22.223    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                 16.207    

Slack (MET) :             16.207ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.788ns (23.671%)  route 2.541ns (76.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 22.496 - 20.000 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.223     2.687    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379     3.066 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=6, routed)           0.957     4.023    vga800x600at75/hdata[5]
    SLICE_X2Y158         LUT4 (Prop_lut4_I1_O)        0.126     4.149 f  vga800x600at75/video_red_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.043     5.192    vga800x600at75/video_red_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y158         LUT6 (Prop_lut6_I0_O)        0.283     5.475 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=12, routed)          0.541     6.016    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X5Y158         FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.098    22.496    vga800x600at75/clk_50M
    SLICE_X5Y158         FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.114    22.611    
                         clock uncertainty           -0.035    22.575    
    SLICE_X5Y158         FDRE (Setup_fdre_C_R)       -0.352    22.223    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                 16.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.355ns (72.203%)  route 0.137ns (27.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.621     0.922    vga800x600at75/clk_50M
    SLICE_X5Y158         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.137     1.200    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X5Y158         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.360 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X5Y159         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.414 r  vga800x600at75/vdata_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.414    vga800x600at75/vdata_reg[8]_i_1_n_7
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.796     1.286    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism             -0.219     1.066    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.105     1.171    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.288ns (67.559%)  route 0.138ns (32.441%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.668     0.969    vga800x600at75/clk_50M
    SLICE_X0Y159         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.141     1.110 r  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           0.138     1.248    vga800x600at75/hdata[0]
    SLICE_X1Y158         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.395 r  vga800x600at75/hdata_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.395    vga800x600at75/data0[1]
    SLICE_X1Y158         FDRE                                         r  vga800x600at75/hdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.813     1.302    vga800x600at75/clk_50M
    SLICE_X1Y158         FDRE                                         r  vga800x600at75/hdata_reg[1]/C
                         clock pessimism             -0.263     1.039    
    SLICE_X1Y158         FDRE (Hold_fdre_C_D)         0.105     1.144    vga800x600at75/hdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.366ns (72.812%)  route 0.137ns (27.188%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.621     0.922    vga800x600at75/clk_50M
    SLICE_X5Y158         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.137     1.200    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X5Y158         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.360 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X5Y159         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.425 r  vga800x600at75/vdata_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.425    vga800x600at75/vdata_reg[8]_i_1_n_5
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.796     1.286    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism             -0.219     1.066    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.105     1.171    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.705     1.006    vga800x600at75/clk_50M
    SLICE_X1Y158         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.147 r  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.118     1.265    vga800x600at75/hdata[4]
    SLICE_X1Y158         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.373 r  vga800x600at75/hdata_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.373    vga800x600at75/data0[4]
    SLICE_X1Y158         FDRE                                         r  vga800x600at75/hdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.813     1.302    vga800x600at75/clk_50M
    SLICE_X1Y158         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
                         clock pessimism             -0.296     1.006    
    SLICE_X1Y158         FDRE (Hold_fdre_C_D)         0.105     1.111    vga800x600at75/hdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.668     0.969    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141     1.110 r  vga800x600at75/hdata_reg[7]/Q
                         net (fo=6, routed)           0.119     1.228    vga800x600at75/hdata[7]
    SLICE_X1Y159         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.339 r  vga800x600at75/hdata_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.339    vga800x600at75/data0[7]
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.766     1.255    vga800x600at75/clk_50M
    SLICE_X1Y159         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
                         clock pessimism             -0.286     0.969    
    SLICE_X1Y159         FDRE (Hold_fdre_C_D)         0.105     1.074    vga800x600at75/hdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.683     0.984    vga800x600at75/clk_50M
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDRE (Prop_fdre_C_Q)         0.141     1.125 r  vga800x600at75/vdata_reg[11]/Q
                         net (fo=3, routed)           0.119     1.244    vga800x600at75/vdata_reg_n_0_[11]
    SLICE_X5Y160         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.355 r  vga800x600at75/vdata_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.355    vga800x600at75/vdata_reg[11]_i_3_n_5
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.790     1.279    vga800x600at75/clk_50M
    SLICE_X5Y160         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism             -0.295     0.984    
    SLICE_X5Y160         FDRE (Hold_fdre_C_D)         0.105     1.089    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.959%)  route 0.115ns (31.041%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.620     0.921    vga800x600at75/clk_50M
    SLICE_X1Y160         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  vga800x600at75/hdata_reg[9]/Q
                         net (fo=11, routed)          0.115     1.178    vga800x600at75/hdata[9]
    SLICE_X1Y160         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.293 r  vga800x600at75/hdata_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.293    vga800x600at75/data0[9]
    SLICE_X1Y160         FDRE                                         r  vga800x600at75/hdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.716     1.206    vga800x600at75/clk_50M
    SLICE_X1Y160         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.105     1.026    vga800x600at75/hdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.211%)  route 0.127ns (33.789%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.689     0.990    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_fdre_C_Q)         0.141     1.131 r  vga800x600at75/vdata_reg[8]/Q
                         net (fo=5, routed)           0.127     1.258    vga800x600at75/vdata_reg_n_0_[8]
    SLICE_X5Y159         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.366 r  vga800x600at75/vdata_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.366    vga800x600at75/vdata_reg[8]_i_1_n_4
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.796     1.286    vga800x600at75/clk_50M
    SLICE_X5Y159         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism             -0.295     0.990    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.105     1.095    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.308ns (69.013%)  route 0.138ns (30.987%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.668     0.969    vga800x600at75/clk_50M
    SLICE_X0Y159         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.141     1.110 r  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           0.138     1.248    vga800x600at75/hdata[0]
    SLICE_X1Y158         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.415 r  vga800x600at75/hdata_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.415    vga800x600at75/data0[3]
    SLICE_X1Y158         FDRE                                         r  vga800x600at75/hdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.813     1.302    vga800x600at75/clk_50M
    SLICE_X1Y158         FDRE                                         r  vga800x600at75/hdata_reg[3]/C
                         clock pessimism             -0.263     1.039    
    SLICE_X1Y158         FDRE (Hold_fdre_C_D)         0.105     1.144    vga800x600at75/hdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.668     0.969    vga800x600at75/clk_50M
    SLICE_X0Y159         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.141     1.110 f  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           0.178     1.287    vga800x600at75/hdata[0]
    SLICE_X0Y159         LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  vga800x600at75/hdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.332    vga800x600at75/hdata[0]_i_1_n_0
    SLICE_X0Y159         FDRE                                         r  vga800x600at75/hdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.766     1.255    vga800x600at75/clk_50M
    SLICE_X0Y159         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
                         clock pessimism             -0.286     0.969    
    SLICE_X0Y159         FDRE (Hold_fdre_C_D)         0.091     1.060    vga800x600at75/hdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y159  vga800x600at75/hdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y160  vga800x600at75/hdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y160  vga800x600at75/hdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y158  vga800x600at75/hdata_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y158  vga800x600at75/hdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y158  vga800x600at75/hdata_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y158  vga800x600at75/hdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y159  vga800x600at75/hdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y159  vga800x600at75/hdata_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y159  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y159  vga800x600at75/vdata_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y159  vga800x600at75/vdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y159  vga800x600at75/vdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y159  vga800x600at75/vdata_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y159  vga800x600at75/hdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y160  vga800x600at75/vdata_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y160  vga800x600at75/vdata_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y160  vga800x600at75/vdata_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y159  vga800x600at75/hdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y159  vga800x600at75/hdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y160  vga800x600at75/hdata_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y158  vga800x600at75/hdata_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  cpu/cpu_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_design_clk_wiz_0_1
  To Clock:  clk_out1_cpu_design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 2.267ns (24.285%)  route 7.068ns (75.715%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.392ns = ( 7.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.184     7.313    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.260     7.609    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X54Y56         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[43]/C
                         clock pessimism              0.271     7.880    
                         clock uncertainty           -0.088     7.791    
    SLICE_X54Y56         FDRE (Setup_fdre_C_R)       -0.423     7.368    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[43]
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.267ns (24.330%)  route 7.051ns (75.670%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.392ns = ( 7.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.167     7.296    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.260     7.609    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X58Y61         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[30]/C
                         clock pessimism              0.271     7.880    
                         clock uncertainty           -0.088     7.791    
    SLICE_X58Y61         FDRE (Setup_fdre_C_R)       -0.423     7.368    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[30]
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 2.267ns (24.359%)  route 7.040ns (75.641%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 7.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.155     7.285    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X60Y59         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.262     7.611    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X60Y59         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[49]/C
                         clock pessimism              0.271     7.882    
                         clock uncertainty           -0.088     7.793    
    SLICE_X60Y59         FDRE (Setup_fdre_C_R)       -0.423     7.370    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[49]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 2.267ns (24.213%)  route 7.096ns (75.787%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 7.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.211     7.341    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X59Y55         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.263     7.612    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X59Y55         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[52]/C
                         clock pessimism              0.271     7.883    
                         clock uncertainty           -0.088     7.794    
    SLICE_X59Y55         FDRE (Setup_fdre_C_R)       -0.352     7.442    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[52]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 2.267ns (24.436%)  route 7.010ns (75.564%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 7.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.126     7.256    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.261     7.609    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X62Y64         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[19]/C
                         clock pessimism              0.271     7.881    
                         clock uncertainty           -0.088     7.792    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.423     7.369    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[19]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 2.267ns (24.436%)  route 7.010ns (75.564%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 7.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.126     7.256    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.261     7.609    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X62Y64         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[20]/C
                         clock pessimism              0.271     7.881    
                         clock uncertainty           -0.088     7.792    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.423     7.369    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[20]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.267ns (24.482%)  route 6.993ns (75.518%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.393ns = ( 7.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.109     7.238    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X66Y67         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.259     7.608    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X66Y67         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[24]/C
                         clock pessimism              0.271     7.879    
                         clock uncertainty           -0.088     7.790    
    SLICE_X66Y67         FDRE (Setup_fdre_C_R)       -0.423     7.367    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[24]
  -------------------------------------------------------------------
                         required time                          7.367    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.267ns (24.482%)  route 6.993ns (75.518%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.393ns = ( 7.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.109     7.238    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X66Y67         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.259     7.608    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X66Y67         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[33]/C
                         clock pessimism              0.271     7.879    
                         clock uncertainty           -0.088     7.790    
    SLICE_X66Y67         FDRE (Setup_fdre_C_R)       -0.423     7.367    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[33]
  -------------------------------------------------------------------
                         required time                          7.367    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.267ns (24.491%)  route 6.990ns (75.509%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 7.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.105     7.235    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X58Y54         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.263     7.612    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X58Y54         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[32]/C
                         clock pessimism              0.271     7.883    
                         clock uncertainty           -0.088     7.794    
    SLICE_X58Y54         FDRE (Setup_fdre_C_R)       -0.423     7.371    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[32]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.267ns (24.329%)  route 7.051ns (75.671%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.392ns = ( 7.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.358    -2.022    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk
    SLICE_X46Y109        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.433    -1.589 r  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1/Q
                         net (fo=57, routed)          1.076    -0.513    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail_reg[0]_rep__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.105    -0.408 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.408    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_3_n_0
    SLICE_X43Y109        MUXF7 (Prop_muxf7_I0_O)      0.199    -0.209 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.209    cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0_i_1_n_0
    SLICE_X43Y109        MUXF8 (Prop_muxf8_I0_O)      0.085    -0.124 f  cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn[149]_INST_0/O
                         net (fo=85, routed)          0.629     0.505    cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input[149]
    SLICE_X39Y111        LUT2 (Prop_lut2_I1_O)        0.264     0.769 r  cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency[2]_INST_0/O
                         net (fo=536, routed)         0.885     1.654    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep[2]
    SLICE_X35Y110        MUXF7 (Prop_muxf7_S_O)       0.227     1.881 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     1.881    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_21_n_0
    SLICE_X35Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     1.960 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.670     2.629    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_6_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.264     2.893 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value[63]_INST_0_i_1/O
                         net (fo=65, routed)          0.627     3.520    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached
    SLICE_X38Y103        LUT2 (Prop_lut2_I0_O)        0.118     3.638 r  cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value_INST_0/O
                         net (fo=31, routed)          0.784     4.423    cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.283     4.706 r  cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/lsu_din[301]_INST_0/O
                         net (fo=1, routed)           0.403     5.108    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din[173]
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.105     5.213 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din[67]_i_1/O
                         net (fo=176, routed)         0.811     6.025    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.105     6.130 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1/O
                         net (fo=64, routed)          1.167     7.296    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0
    SLICE_X61Y62         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.260     7.609    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk
    SLICE_X61Y62         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[5]/C
                         clock pessimism              0.271     7.880    
                         clock uncertainty           -0.088     7.791    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.352     7.439    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_PC_virtual_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outPC_reg[1][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.185%)  route 0.199ns (60.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.569    -0.843    cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/clk
    SLICE_X67Y99         FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_PC_virtual_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.715 r  cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_PC_virtual_reg[26]/Q
                         net (fo=2, routed)           0.199    -0.517    cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_PC_virtual[26]
    SLICE_X67Y100        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outPC_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.835    -1.274    cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/clk
    SLICE_X67Y100        FDRE                                         r  cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outPC_reg[1][26]/C
                         clock pessimism              0.697    -0.577    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.017    -0.560    cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outPC_reg[1][26]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_data_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.390%)  route 0.143ns (40.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.635    -0.777    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.613 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue_reg[3][30]/Q
                         net (fo=1, routed)           0.143    -0.470    cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue_reg_n_0_[3][30]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.425 r  cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/next_commit_value[30]_INST_0/O
                         net (fo=1, routed)           0.000    -0.425    cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/wdata[30]
    SLICE_X41Y50         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_data_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.841    -1.268    cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_data_buffer_reg[30]/C
                         clock pessimism              0.692    -0.576    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091    -0.485    cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_data_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMD32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMS32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMS32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpu_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.637    -0.775    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.210    -0.424    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X8Y35          RAMS32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.911    -1.198    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X8Y35          RAMS32                                       r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.460    -0.739    
    SLICE_X8Y35          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.485    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_design_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7      cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7      cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y7      cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y7      cpu/cpu_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y103    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames_reg[5][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y102    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames_reg[5][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y102    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames_reg[5][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y103    cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames_reg[5][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y31     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y27     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y32     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y32     cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_design_clk_wiz_0_1
  To Clock:  clkfbout_cpu_design_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_design_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   cpu/cpu_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpu_design_clk_wiz_0_1
  To Clock:  clk_out1_cpu_design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.538ns (18.669%)  route 2.344ns (81.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 7.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.639     1.019    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X41Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.397     7.746    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X41Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.345     8.091    
                         clock uncertainty           -0.088     8.003    
    SLICE_X41Y27         FDCE (Recov_fdce_C_CLR)     -0.331     7.672    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.331     7.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.331     7.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.331     7.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.331     7.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.331     7.687    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X42Y27         FDCE (Recov_fdce_C_CLR)     -0.292     7.726    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X42Y27         FDCE (Recov_fdce_C_CLR)     -0.258     7.760    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X42Y27         FDCE (Recov_fdce_C_CLR)     -0.258     7.760    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@10.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.538ns (20.583%)  route 2.076ns (79.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 7.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.517    -1.863    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y33         FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.433    -1.430 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.705    -0.725    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.105    -0.620 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.371     0.751    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y27         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    11.004    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     4.638 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     6.272    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.349 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       1.395     7.744    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y27         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.362     8.106    
                         clock uncertainty           -0.088     8.018    
    SLICE_X42Y27         FDCE (Recov_fdce_C_CLR)     -0.258     7.760    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y41          FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y41          FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.437    -0.727    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.794    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y41          FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y41          FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.437    -0.727    
    SLICE_X2Y41          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.798    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y41          FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y41          FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.437    -0.727    
    SLICE_X2Y41          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.798    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y41          FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y41          FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.437    -0.727    
    SLICE_X2Y41          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.798    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y41          FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y41          FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.437    -0.727    
    SLICE_X2Y41          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.798    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y41          FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y41          FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.437    -0.727    
    SLICE_X2Y41          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.798    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y41          FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y41          FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.437    -0.727    
    SLICE_X2Y41          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.798    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.669    -0.743    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42          FDRE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.602 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.489    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045    -0.444 f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124    -0.320    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y41          FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.946    -1.163    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y41          FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.437    -0.727    
    SLICE_X3Y41          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.822    cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.227ns (31.337%)  route 0.497ns (68.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.623    -0.789    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y30         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDPE (Prop_fdpe_C_Q)         0.128    -0.661 f  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.299    -0.362    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.099    -0.263 f  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199    -0.064    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y29         FDCE                                         f  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.893    -1.216    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y29         FDCE                                         r  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.689    -0.528    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.595    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_cpu_design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns - clk_out1_cpu_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.227ns (31.337%)  route 0.497ns (68.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.623    -0.789    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X51Y30         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDPE (Prop_fdpe_C_Q)         0.128    -0.661 f  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.299    -0.362    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.099    -0.263 f  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199    -0.064    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y29         FDPE                                         f  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    cpu/cpu_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  cpu/cpu_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    cpu/cpu_design_i/clk_wiz_0/inst/clk_out1_cpu_design_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  cpu/cpu_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24293, routed)       0.893    -1.216    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y29         FDPE                                         r  cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.689    -0.528    
    SLICE_X54Y29         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.599    cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.534    





