
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7s50csga324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_generator_0' (customized with software release 2017.3) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15504
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:152]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:153]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:156]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:169]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:175]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:177]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:403]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:404]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:405]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:227]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:230]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:237]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:238]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:245]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:247]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:248]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:249]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:252]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:255]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:257]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:260]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:33]
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter BTF_MAX_BYTES bound to: 9'b100000000 
	Parameter BTF_MAX_BUFFER_WIDTH bound to: 2048 - type: integer 
	Parameter BTF_MAX_BUFFER_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter BTF_RX_BUFFER_BYTES bound to: 9'b100000000 
	Parameter BTF_RX_BUFFER_WIDTH bound to: 2048 - type: integer 
	Parameter BTF_RX_BUFFER_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter CMD_RX_BUFFER_BYTES bound to: 4'b1111 
	Parameter CMD_RX_BUFFER_WIDTH bound to: 120 - type: integer 
	Parameter TX_BUFFER1_BYTES bound to: 4'b1111 
	Parameter TX_BUFFER1_WIDTH bound to: 120 - type: integer 
	Parameter TX_BUFFER1_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter TX_BUFFER2_BYTES bound to: 9'b100000000 
	Parameter TX_BUFFER2_WIDTH bound to: 2048 - type: integer 
	Parameter TX_BUFFER2_LENGTH_WIDTH bound to: 9 - type: integer 
	Parameter CMD_IDN bound to: *IDN? - type: string 
	Parameter IDN_REPLY bound to: DDS_DAC v1_01 - type: string 
	Parameter CMD_WRITE_DDS_REG bound to: WRITE DDS REG - type: string 
	Parameter CMD_IOUPDATE_DDS_REG bound to: DDS IO UPDATE - type: string 
	Parameter DDS_MAX_LENGTH bound to: 9 - type: integer 
	Parameter DDS_WIDTH bound to: 72 - type: integer 
	Parameter CMD_WRITE_DAC_REG bound to: WRITE DAC REG - type: string 
	Parameter DAC_DATA_WIDTH bound to: 24 - type: integer 
	Parameter CMD_LDAC bound to: LDAC - type: string 
	Parameter CMD_UPDATE_LDAC_LENGTH bound to: LDAC LENGTH - type: string 
	Parameter CMD_DNA_PORT bound to: DNA_PORT - type: string 
	Parameter CMD_ADJUST_INTENSITY bound to: ADJ INTENSITY - type: string 
	Parameter CMD_READ_INTENSITY bound to: READ INTENSITY - type: string 
	Parameter CMD_CAPTURE_BTF_BUFFER bound to: CAPTURE BTF - type: string 
	Parameter CMD_SET_BTF_BUFFER_READING_COUNT bound to: BTF READ COUNT - type: string 
	Parameter CMD_READ_BTF_BUFFER bound to: READ BTF - type: string 
	Parameter CMD_UPDATE_BIT_PATTERNS bound to: UPDATE BITS - type: string 
	Parameter PATTERN_BYTES bound to: 4 - type: integer 
	Parameter PATTERN_WIDTH bound to: 32 - type: integer 
	Parameter CMD_READ_BIT_PATTERNS bound to: READ BITS - type: string 
	Parameter MAIN_IDLE bound to: 4'b0000 
	Parameter MAIN_DDS_WAIT_FOR_BUSY_ON bound to: 4'b0001 
	Parameter MAIN_DDS_WAIT_FOR_BUSY_OFF bound to: 4'b0010 
	Parameter MAIN_DAC_WAIT_FOR_BUSY_ON bound to: 4'b0011 
	Parameter MAIN_DAC_WAIT_FOR_BUSY_OFF bound to: 4'b0100 
	Parameter MAIN_DAC_LDAC_PAUSE bound to: 4'b0101 
	Parameter MAIN_DAC_LDAC_OFF bound to: 4'b0110 
	Parameter MAIN_DDS_IOUPDATE_OUT bound to: 4'b0111 
	Parameter MAIN_DDS_IOUPDATE_END bound to: 4'b1000 
	Parameter MAIN_UNKNOWN_CMD bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'DAC8734' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/imports/new/DAC8734.v:23]
	Parameter STANDBY bound to: 3'b000 
	Parameter WRITE_DAC bound to: 3'b011 
	Parameter END_OF_CYCLE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'DAC8734' (1#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/imports/new/DAC8734.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:24]
	Parameter BTF_RX_BUFFER_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter BTF_RX_BUFFER_BYTES bound to: 9'b100000000 
	Parameter BTF_RX_BUFFER_WIDTH bound to: 2048 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter CMD_RX_BUFFER_BYTES bound to: 4'b1111 
	Parameter CMD_RX_BUFFER_WIDTH bound to: 120 - type: integer 
	Parameter WAVEFORM_WIDTH bound to: 16 - type: integer 
	Parameter WAVEFORM_MAX_DEPTH bound to: 1023 - type: integer 
	Parameter WAVEFORM_COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter ESC_IDLE bound to: 4'b0000 
	Parameter ESC_DETECT bound to: 4'b0001 
	Parameter ESC_C_FOUND bound to: 4'b0010 
	Parameter ESC_R_FOUND bound to: 4'b0011 
	Parameter ESC_W_FOUND bound to: 4'b0100 
	Parameter ESC_A_FOUND bound to: 4'b0101 
	Parameter MAIN_IDLE bound to: 4'b0000 
	Parameter MAIN_BTF_READ_NUM_DIGITS bound to: 4'b0001 
	Parameter MAIN_BTF_READ_BYTE_COUNT bound to: 4'b0010 
	Parameter MAIN_BTF_READ_RAW_DATA bound to: 4'b0011 
	Parameter MAIN_BTF_READ_RAW_DATA_ESC_DETECTED bound to: 4'b0100 
	Parameter MAIN_BTF_CHECK_TERMINATOR bound to: 4'b0101 
	Parameter MAIN_BTF_EXECUTION bound to: 4'b0110 
	Parameter MAIN_CMD_READ_BYTE_COUNT bound to: 4'b0111 
	Parameter MAIN_CMD_READ_ASCII_STRING bound to: 4'b1000 
	Parameter MAIN_CMD_READ_ASCII_STRING_ESC_DETECTED bound to: 4'b1001 
	Parameter MAIN_CMD_CHECK_TERMINATOR bound to: 4'b1010 
	Parameter MAIN_CMD_EXECUTION bound to: 4'b1011 
	Parameter MAIN_ESC_CHAR_DETECTED bound to: 4'b1100 
	Parameter MAIN_WRONG_FORMAT bound to: 4'b1101 
	Parameter MAIN_IDLE_FIRST_ESC_DETECTED bound to: 4'b1110 
	Parameter TERMINATOR_LENGTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/async_receiver.v:4]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter Baud8 bound to: 460800 - type: integer 
	Parameter Baud8GeneratorAccWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (2#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/async_receiver.v:4]
WARNING: [Synth 8-7071] port 'RxD_endofpacket' of module 'async_receiver' is unconnected for instance 'RXUSB' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:68]
WARNING: [Synth 8-7071] port 'RxD_idle' of module 'async_receiver' is unconnected for instance 'RXUSB' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:68]
WARNING: [Synth 8-7023] instance 'RXUSB' of module 'async_receiver' has 6 connections declared, but only 4 given [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:68]
INFO: [Synth 8-6157] synthesizing module 'ascii2hex' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/ascii2hex.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ascii2hex' (3#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/ascii2hex.v:21]
INFO: [Synth 8-226] default block is never used [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:265]
INFO: [Synth 8-6155] done synthesizing module 'data_receiver' (4#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v:24]
WARNING: [Synth 8-7071] port 'BTF_Ready' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7071] port 'trigger_mask' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7071] port 'trigger_pattern' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7071] port 'points_to_capture_after_trigger' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7071] port 'FSMState' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7071] port 'debug1' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7071] port 'debug2' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7071] port 'debug3' of module 'data_receiver' is unconnected for instance 'receiver' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
WARNING: [Synth 8-7023] instance 'receiver' of module 'data_receiver' has 18 connections declared, but only 10 given [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:107]
INFO: [Synth 8-6157] synthesizing module 'data_sender' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:22]
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter TX_BUFFER1_BYTES bound to: 4'b1111 
	Parameter TX_BUFFER1_WIDTH bound to: 120 - type: integer 
	Parameter TX_BUFFER1_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter TX_BUFFER2_BYTES bound to: 9'b100000000 
	Parameter TX_BUFFER2_WIDTH bound to: 2048 - type: integer 
	Parameter TX_BUFFER2_LENGTH_WIDTH bound to: 9 - type: integer 
	Parameter TX_WAVEFORM_BUFFER_BYTES bound to: 8'b10000000 
	Parameter TX_WAVEFORM_BTF_HEADER bound to: #280 - type: string 
	Parameter TX_WAVEFORM_BUFFER_WIDTH bound to: 1024 - type: integer 
	Parameter TX_WAVEFORM_BUFFER_LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter TERMINATOR_LENGTH bound to: 2 - type: integer 
	Parameter MAIN_FIFO_INITIALIZE bound to: 0 - type: integer 
	Parameter MAIN_FIFO_INITIALIZE_WAIT bound to: 1 - type: integer 
	Parameter MAIN_IDLE bound to: 4 - type: integer 
	Parameter MAIN_ESC_CHAR_SEND bound to: 5 - type: integer 
	Parameter MAIN_SEND_FINISH bound to: 6 - type: integer 
	Parameter MAIN_BUFFER1_SEND bound to: 8 - type: integer 
	Parameter TX_FULL_BUFFER1_WIDTH bound to: 136 - type: integer 
	Parameter MAIN_BUFFER2_SEND bound to: 9 - type: integer 
	Parameter TX_FULL_BUFFER2_WIDTH bound to: 2088 - type: integer 
	Parameter MAIN_WAVEFORM_BUFFER_SEND bound to: 10 - type: integer 
	Parameter TX_FULL_WAVEFORM_BUFFER_WIDTH bound to: 1056 - type: integer 
	Parameter MAIN_SEND_TERMINATOR bound to: 16 - type: integer 
	Parameter MAIN_ESC_DETECTED bound to: 17 - type: integer 
	Parameter FIFO_RESET_WAIT_COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter FIFO_RESET_WAIT_INTERVAL bound to: 15 - type: integer 
	Parameter TX_IDLE bound to: 4'b0000 
	Parameter TX_WAIT1 bound to: 4'b0001 
	Parameter TX_WAIT2 bound to: 4'b0010 
INFO: [Synth 8-6157] synthesizing module 'hex2ascii' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/hex2ascii.v:21]
INFO: [Synth 8-6155] done synthesizing module 'hex2ascii' (5#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/hex2ascii.v:21]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.runs/synth_1/.Xil/Vivado-7568-DESKTOP-9UKB43H/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (6#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.runs/synth_1/.Xil/Vivado-7568-DESKTOP-9UKB43H/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/async_transmitter.v:6]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter RegisterInputData bound to: 1 - type: integer 
	Parameter BaudGeneratorAccWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (7#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/async_transmitter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_sender' (8#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv:22]
WARNING: [Synth 8-7071] port 'TX_waveform_buffer' of module 'data_sender' is unconnected for instance 'sender' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:147]
WARNING: [Synth 8-7071] port 'TX_waveform_buffer_ready' of module 'data_sender' is unconnected for instance 'sender' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:147]
WARNING: [Synth 8-7071] port 'capture_waveform_data_implemented' of module 'data_sender' is unconnected for instance 'sender' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:147]
WARNING: [Synth 8-7071] port 'armed' of module 'data_sender' is unconnected for instance 'sender' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:147]
WARNING: [Synth 8-7071] port 'triggered' of module 'data_sender' is unconnected for instance 'sender' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:147]
WARNING: [Synth 8-7023] instance 'sender' of module 'data_sender' has 19 connections declared, but only 14 given [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:147]
INFO: [Synth 8-6157] synthesizing module 'led_intensity_adjust' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/led_intensity_adjust.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_intensity_adjust' (9#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/led_intensity_adjust.v:23]
INFO: [Synth 8-6157] synthesizing module 'WriteToRegister' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/WriteToRegister.v:21]
	Parameter MAXLENGTH bound to: 9 - type: integer 
	Parameter MAXLENGTH8 bound to: 72 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter READY bound to: 2'b01 
	Parameter SEND bound to: 2'b10 
	Parameter FINISH bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/WriteToRegister.v:70]
INFO: [Synth 8-6155] done synthesizing module 'WriteToRegister' (10#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/WriteToRegister.v:21]
WARNING: [Synth 8-7071] port 'countmonitor' of module 'WriteToRegister' is unconnected for instance 'WTR1' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:248]
WARNING: [Synth 8-7071] port 'registerDataReadymonitor' of module 'WriteToRegister' is unconnected for instance 'WTR1' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:248]
WARNING: [Synth 8-7071] port 'internalmonitor' of module 'WriteToRegister' is unconnected for instance 'WTR1' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:248]
WARNING: [Synth 8-7023] instance 'WTR1' of module 'WriteToRegister' has 10 connections declared, but only 7 given [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:248]
WARNING: [Synth 8-7071] port 'countmonitor' of module 'WriteToRegister' is unconnected for instance 'WTR2' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:252]
WARNING: [Synth 8-7071] port 'registerDataReadymonitor' of module 'WriteToRegister' is unconnected for instance 'WTR2' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:252]
WARNING: [Synth 8-7071] port 'internalmonitor' of module 'WriteToRegister' is unconnected for instance 'WTR2' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:252]
WARNING: [Synth 8-7023] instance 'WTR2' of module 'WriteToRegister' has 10 connections declared, but only 7 given [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:252]
INFO: [Synth 8-6157] synthesizing module 'device_DNA' [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/imports/new/device_DNA.v:23]
	Parameter START bound to: 4'b0000 
	Parameter DNA_PORT_READ bound to: 4'b0001 
	Parameter DNA_PORT_SHIFT bound to: 4'b0010 
	Parameter DNA_PORT_FINISHED bound to: 4'b0011 
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (11#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984]
INFO: [Synth 8-6155] done synthesizing module 'device_DNA' (12#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/imports/new/device_DNA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (13#1) [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.738 ; gain = 72.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1108.738 ; gain = 72.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1108.738 ; gain = 72.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1108.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sender/transmitter_FIFO'
Finished Parsing XDC File [d:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sender/transmitter_FIFO'
Parsing XDC File [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1230.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1230.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1230.176 ; gain = 194.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1230.176 ; gain = 194.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sender/transmitter_FIFO. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1230.176 ; gain = 194.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'escape_state_reg' in module 'data_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'data_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'data_sender'
INFO: [Synth 8-802] inferred FSM for state register 'transmitter_state_reg' in module 'data_sender'
INFO: [Synth 8-802] inferred FSM for state register 'writeStage_reg' in module 'WriteToRegister'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'device_DNA'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DAC8734'
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE6 |                       0000000010 |                             1000
                 iSTATE5 |                       0000000100 |                             1001
                 iSTATE2 |                       0000001000 |                             1010
                 iSTATE0 |                       0000010000 |                             1011
                 iSTATE1 |                       0000100000 |                             1100
                  iSTATE |                       0001000000 |                             1101
                 iSTATE8 |                       0010000000 |                             1110
                 iSTATE7 |                       0100000000 |                             1111
                 iSTATE3 |                       1000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ESC_IDLE |                              000 |                             0000
              ESC_DETECT |                              001 |                             0001
             ESC_C_FOUND |                              010 |                             0010
             ESC_R_FOUND |                              011 |                             0011
             ESC_A_FOUND |                              100 |                             0101
             ESC_W_FOUND |                              101 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'escape_state_reg' using encoding 'sequential' in module 'data_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  MAIN_ESC_CHAR_DETECTED |                  000000000000001 |                             1100
               MAIN_IDLE |                  000000000000010 |                             0000
MAIN_BTF_READ_NUM_DIGITS |                  000000000000100 |                             0001
MAIN_BTF_READ_BYTE_COUNT |                  000000000001000 |                             0010
  MAIN_BTF_READ_RAW_DATA |                  000000000010000 |                             0011
MAIN_BTF_READ_RAW_DATA_ESC_DETECTED |                  000000000100000 |                             0100
MAIN_BTF_CHECK_TERMINATOR |                  000000001000000 |                             0101
      MAIN_BTF_EXECUTION |                  000000010000000 |                             0110
MAIN_CMD_READ_BYTE_COUNT |                  000000100000000 |                             0111
MAIN_CMD_READ_ASCII_STRING |                  000001000000000 |                             1000
MAIN_CMD_READ_ASCII_STRING_ESC_DETECTED |                  000010000000000 |                             1001
MAIN_CMD_CHECK_TERMINATOR |                  000100000000000 |                             1010
      MAIN_CMD_EXECUTION |                  001000000000000 |                             1011
MAIN_IDLE_FIRST_ESC_DETECTED |                  010000000000000 |                             1110
       MAIN_WRONG_FORMAT |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'one-hot' in module 'data_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                    0000000000001 |                             0000
                 iSTATE6 |                    0000000000010 |                             0001
                 iSTATE0 |                    0000000000100 |                             0100
                 iSTATE9 |                    0000000001000 |                             1000
                 iSTATE8 |                    0000000010000 |                             1001
                 iSTATE5 |                    0000000100000 |                             1010
                 iSTATE4 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000010000000 |                             1100
                 iSTATE1 |                    0000100000000 |                             1101
                iSTATE11 |                    0001000000000 |                             1110
                iSTATE10 |                    0010000000000 |                             1111
                 iSTATE2 |                    0100000000000 |                             0010
                  iSTATE |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    MAIN_FIFO_INITIALIZE |                       0000000001 |                           000000
MAIN_FIFO_INITIALIZE_WAIT |                       0000000010 |                           000001
       MAIN_ESC_DETECTED |                       0000000100 |                           010001
      MAIN_ESC_CHAR_SEND |                       0000001000 |                           000101
        MAIN_SEND_FINISH |                       0000010000 |                           000110
               MAIN_IDLE |                       0000100000 |                           000100
       MAIN_BUFFER1_SEND |                       0001000000 |                           001000
       MAIN_BUFFER2_SEND |                       0010000000 |                           001001
MAIN_WAVEFORM_BUFFER_SEND |                       0100000000 |                           001010
    MAIN_SEND_TERMINATOR |                       1000000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'one-hot' in module 'data_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                             0001 |                             0000
                TX_WAIT1 |                             0010 |                             0001
                TX_WAIT2 |                             0100 |                             0010
                  iSTATE |                             1000 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmitter_state_reg' using encoding 'one-hot' in module 'data_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   READY |                             0010 |                               01
                    SEND |                             0100 |                               10
                  FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeStage_reg' using encoding 'one-hot' in module 'WriteToRegister'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                             0001 |                             0000
           DNA_PORT_READ |                             0010 |                             0001
          DNA_PORT_SHIFT |                             0100 |                             0010
       DNA_PORT_FINISHED |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'device_DNA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STANDBY |                              001 |                              000
               WRITE_DAC |                              010 |                              011
            END_OF_CYCLE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DAC8734'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MAIN_IDLE |                             0000 |                             0000
MAIN_DDS_WAIT_FOR_BUSY_ON |                             0001 |                             0001
MAIN_DDS_WAIT_FOR_BUSY_OFF |                             0010 |                             0010
   MAIN_DDS_IOUPDATE_OUT |                             0011 |                             0111
   MAIN_DDS_IOUPDATE_END |                             0100 |                             1000
MAIN_DAC_WAIT_FOR_BUSY_ON |                             0101 |                             0011
MAIN_DAC_WAIT_FOR_BUSY_OFF |                             0110 |                             0100
     MAIN_DAC_LDAC_PAUSE |                             0111 |                             0101
       MAIN_DAC_LDAC_OFF |                             1000 |                             0110
        MAIN_UNKNOWN_CMD |                             1001 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1230.176 ; gain = 194.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	             2088 Bit    Registers := 1     
	             2048 Bit    Registers := 4     
	             1056 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	              120 Bit    Registers := 3     
	               76 Bit    Registers := 1     
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 47    
+---Muxes : 
	  10 Input 2088 Bit        Muxes := 1     
	  10 Input 1056 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 3     
	   3 Input  136 Bit        Muxes := 1     
	  10 Input  136 Bit        Muxes := 2     
	   2 Input  120 Bit        Muxes := 2     
	  10 Input  120 Bit        Muxes := 2     
	   4 Input   72 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 2     
	  15 Input   15 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 12    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 5     
	  15 Input    9 Bit        Muxes := 2     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 5     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	  10 Input    5 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 8     
	  15 Input    4 Bit        Muxes := 4     
	  13 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   6 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 51    
	  10 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
	  15 Input    1 Bit        Muxes := 16    
	  13 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1230.176 ; gain = 194.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1230.176 ; gain = 194.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1230.176 ; gain = 194.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1255.223 ; gain = 219.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1261.242 ; gain = 225.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1261.242 ; gain = 225.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1261.242 ; gain = 225.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1261.242 ; gain = 225.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1261.242 ; gain = 225.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1261.242 ; gain = 225.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |BUFG           |     3|
|3     |CARRY4         |   109|
|4     |DNA_PORT       |     1|
|5     |LUT1           |    23|
|6     |LUT2           |   148|
|7     |LUT3           |   490|
|8     |LUT4           |  2233|
|9     |LUT5           |   353|
|10    |LUT6           |   280|
|11    |FDRE           | 11372|
|12    |FDSE           |   119|
|13    |IBUF           |     2|
|14    |OBUF           |    32|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1261.242 ; gain = 225.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1261.242 ; gain = 103.789
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1261.242 ; gain = 225.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1261.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1272.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 1272.336 ; gain = 236.320
INFO: [Common 17-1381] The checkpoint 'D:/GIT/AD9910_CODE/Verilog/v1_01/v1_01.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  7 07:35:24 2020...
