<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>F1CVTL, F2CVTL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">F1CVTL, F2CVTL</h2><p>Multi-vector 8-bit floating-point convert to deinterleaved half-precision</p>
      <p class="aml">This instruction converts each 8-bit floating-point element of the source vector to half-precision while downscaling the value,
and places the two-way deinterleaved results in the corresponding 16-bit elements
of the destination vectors. F1CVTL scales the values by 2<sup>-UInt(FPMR.LSCALE[3:0])</sup>.
F2CVTL scales the values by 2<sup>-UInt(FPMR.LSCALE2[3:0])</sup>.
The 8-bit floating-point encoding format for F1CVTL is selected by FPMR.F8S1.
The 8-bit floating-point encoding format for F2CVTL is selected by FPMR.F8S2.</p>
      <p class="aml">This instruction is unpredicated.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_f1cvtl">F1CVTL</a>
       and 
      <a href="#iclass_f2cvtl">F2CVTL</a>
    </p>
    <h3 class="classheading"><a id="iclass_f1cvtl"/>F1CVTL<span style="font-size:smaller;"><br/>(FEAT_SME2 &amp;&amp; FEAT_FP8)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Zn</td><td colspan="4" class="lr">Zd</td><td class="lr">1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="3"/><td colspan="2"/><td colspan="6"/><td colspan="5"/><td colspan="4"/><td class="droppedname">L</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="f1cvtl_mz2_z8_"/><p class="asm-code">F1CVTL  { <a href="#Zd1" title="For the &quot;Two registers&quot; variant: is the name of the first scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 2.">&lt;Zd1&gt;</a>.H-<a href="#Zd2" title="For the &quot;Consecutive&quot; variant: is the name of the second scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 2 plus 1.">&lt;Zd2&gt;</a>.H }, <a href="#Zn" title="Is the name of the source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.B</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) || !IsFeatureImplemented(FEAT_FP8) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let n : integer = UInt(Zn);
let d : integer = UInt(Zd:: '0');
let issrc2 : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_f2cvtl"/>F2CVTL<span style="font-size:smaller;"><br/>(FEAT_SME2 &amp;&amp; FEAT_FP8)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Zn</td><td colspan="4" class="lr">Zd</td><td class="lr">1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="3"/><td colspan="2"/><td colspan="6"/><td colspan="5"/><td colspan="4"/><td class="droppedname">L</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="f2cvtl_mz2_z8_"/><p class="asm-code">F2CVTL  { <a href="#Zd1" title="For the &quot;Two registers&quot; variant: is the name of the first scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 2.">&lt;Zd1&gt;</a>.H-<a href="#Zd2" title="For the &quot;Consecutive&quot; variant: is the name of the second scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 2 plus 1.">&lt;Zd2&gt;</a>.H }, <a href="#Zn" title="Is the name of the source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.B</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) || !IsFeatureImplemented(FEAT_FP8) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let n : integer = UInt(Zn);
let d : integer = UInt(Zd:: '0');
let issrc2 : boolean = TRUE;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd1&gt;</td><td><a id="Zd1"/>
        
          <p class="aml">Is the name of the first scalable vector register of the destination multi-vector group, encoded as "Zd" times 2.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd2&gt;</td><td><a id="Zd2"/>
        
          <p class="aml">Is the name of the second scalable vector register of the destination multi-vector group, encoded as "Zd" times 2 plus 1.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn"/>
        
          <p class="aml">Is the name of the source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckFPMREnabled();
CheckStreamingSVEEnabled();
let VL : integer{} = CurrentVL();
let pairs : integer = VL DIV 16;
let operand : bits(VL) = Z{}(n);
var result1 : bits(VL);
var result2 : bits(VL);

for p = 0 to pairs-1 do
    let element1 : bits(8) = operand[(2*p + 0)*:8];
    let element2 : bits(8) = operand[(2*p + 1)*:8];
    result1[p*:16] = FP8ConvertFP(element1, issrc2, FPCR(), FPMR());
    result2[p*:16] = FP8ConvertFP(element2, issrc2, FPCR(), FPMR());
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(d+0) = result1;
<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(d+1) = result2;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
