// Seed: 752508016
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4
);
  assign id_1 = id_4;
  assign module_1.type_15 = 0;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    input wand id_0
    , id_12,
    input logic id_1,
    input wand id_2,
    input tri id_3,
    output tri id_4,
    output supply0 id_5,
    input wor id_6,
    output logic id_7,
    input supply1 id_8,
    output supply0 id_9,
    output wand id_10
);
  wire id_13;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_8,
      id_5,
      id_2
  );
  initial begin : LABEL_0
    id_7 <= id_1;
  end
endmodule
