FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0185)     // call	void_handler
0044: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
004C: 7D 06 DE LJMP  _SPIM_ISR          (0193)     ljmp	_SPIM_ISR
004F: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
0058: 7D 05 8C LJMP  _UART_TX_ISR       (0205)     ljmp	_UART_TX_ISR
005B: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
005C: 7D 05 8D LJMP  _UART_RX_ISR       (0209)     ljmp	_UART_RX_ISR
005F: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0213)     // call	void_handler
0060: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
0064: 7D 06 F9 LJMP  _SleepTimer_ISR    (0217)     ljmp	_SleepTimer_ISR
0067: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
                                        (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
007E: 41 FE FB AND   REG[0xFE],0xFB     (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
0087: 55 F8 00 MOV   [0xF8],0x0         (0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [0xF9],0x0         (0308)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
                                        (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
                                        (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
008F: 62 E0 12 MOV   REG[0xE0],0x12     (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
0097: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
009A: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
009D: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00A0: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00A3: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00A6: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00A8: 4E       SWAP  SP,A               (0410)     swap  A, SP
00A9: 62 D3 07 MOV   REG[0xD3],0x7      
00AC: 62 D0 00 MOV   REG[0xD0],0x0      
00AF: 62 D5 00 MOV   REG[0xD5],0x0      
00B2: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00B5: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00B7: 7C 05 2A LCALL 0x052A             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00BA: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00BD: 50 04    MOV   A,0x4              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00BF: 57 23    MOV   X,0x23             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00C1: 08       PUSH  A                  (0486)     push  A
00C2: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00C3: 53 88    MOV   [__r0],A           (0488)     mov   [__r0], A
00C5: 18       POP   A                  (0489)     pop   A
00C6: 75       INC   X                  (0490)     inc   X
00C7: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00C9: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00CA: 4B       SWAP  A,X                (0493)     swap  A, X
00CB: 51 88    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00CD: 80 04    JMP   0x00D2             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00CF: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00D0: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00D2: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00D5: 08       PUSH  A                  (0521)     push  A
00D6: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00D7: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D9: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00DA: A0 4B    JZ    0x0126             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00DC: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00DD: 75       INC   X                  (0527)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0528)     adc   A, 0
00E0: 08       PUSH  A                  (0529)     push  A
00E1: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00E2: 53 88    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00E4: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
00E5: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
00E6: 09 00    ADC   A,0x0              (0534)     adc   A, 0
00E8: 08       PUSH  A                  (0535)     push  A
00E9: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
00EA: A0 1C    JZ    0x0107             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00EC: 53 87    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
00EE: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
00EF: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
00F0: 09 00    ADC   A,0x0              (0548)     adc   A, 0
00F2: 08       PUSH  A                  (0549)     push  A
00F3: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
00F4: 3F 88    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
00F6: 47 88 FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
00F9: B0 06    JNZ   0x0100             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
00FB: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00FD: 74       INC   A                  (0555)     inc   A
00FE: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
0100: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
0101: 7A 87    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
0103: BF EB    JNZ   0x00EF             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0105: 8F C9    JMP   0x00CF             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0107: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
0108: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
0109: 09 00    ADC   A,0x0              (0566)     adc   A, 0
010B: 08       PUSH  A                  (0567)     push  A
010C: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
010D: 53 87    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
010F: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
0111: 3F 88    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
0113: 47 88 FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0116: B0 08    JNZ   0x011F             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
0118: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
011A: 74       INC   A                  (0580)     inc   A
011B: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
011D: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
011F: 7A 87    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
0121: BF EF    JNZ   0x0111             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0123: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0124: 8F AA    JMP   0x00CF             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0126: 18       POP   A                  (0590)     pop   A                            ; balance stack
0127: 71 10    OR    F,0x10             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
0129: 43 E3 20 OR    REG[0xE3],0x20     (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
012C: 70 EF    AND   F,0xEF             
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
012E: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
0131: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
0133: 62 E0 13 MOV   REG[0xE0],0x13     (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0136: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0139: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
013B: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
013E: 7C 0B B7 LCALL _main              (0674)     lcall _main                    ; call main
                                        (0675) .Exit:
0141: 8F FF    JMP   0x0141             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
0143: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0145: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
0425: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_spi_sram_Bank1
                                        (0019) export LoadConfigTBL_spi_sram_Bank0
                                        (0020) export LoadConfigTBL_spi_sram_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_spi_sram_Bank0:
                                        (0023) ;  Instance name DAC8, User Module DAC8
                                        (0024) ;       Instance name DAC8, Block Name LSB(ASD22)
                                        (0025) 	db		98h, 80h		;DAC8_LSB_CR0(ASD22CR0)
                                        (0026) 	db		99h, 80h		;DAC8_LSB_CR1(ASD22CR1)
                                        (0027) 	db		9ah, 20h		;DAC8_LSB_CR2(ASD22CR2)
                                        (0028) 	db		9bh, 30h		;DAC8_LSB_CR3(ASD22CR3)
                                        (0029) ;       Instance name DAC8, Block Name MSB(ASC12)
                                        (0030) 	db		88h, a0h		;DAC8_MSB_CR0(ASC12CR0)
                                        (0031) 	db		89h, 41h		;DAC8_MSB_CR1(ASC12CR1)
                                        (0032) 	db		8ah, a0h		;DAC8_MSB_CR2(ASC12CR2)
                                        (0033) 	db		8bh, 3ch		;DAC8_MSB_CR3(ASC12CR3)
                                        (0034) ;  Instance name SPIM, User Module SPIM
                                        (0035) ;       Instance name SPIM, Block Name SPIM(DCB23)
                                        (0036) 	db		4fh, 00h		;SPIM_CONTROL_REG  (DCB23CR0)
                                        (0037) 	db		4dh, 00h		;SPIM_TX_BUFFER_REG(DCB23DR1)
                                        (0038) 	db		4eh, 00h		;SPIM_RX_BUFFER_REG(DCB23DR2)
                                        (0039) ;  Instance name SleepTimer, User Module SleepTimer
                                        (0040) ;  Instance name UART, User Module UART
                                        (0041) ;       Instance name UART, Block Name RX(DCB33)
                                        (0042) 	db		5fh, 00h		;UART_RX_CONTROL_REG(DCB33CR0)
                                        (0043) 	db		5dh, 00h		;UART_(DCB33DR1)
                                        (0044) 	db		5eh, 00h		;UART_RX_BUFFER_REG (DCB33DR2)
                                        (0045) ;       Instance name UART, Block Name TX(DCB32)
                                        (0046) 	db		5bh, 00h		;UART_TX_CONTROL_REG(DCB32CR0)
                                        (0047) 	db		59h, 00h		;UART_TX_BUFFER_REG (DCB32DR1)
                                        (0048) 	db		5ah, 00h		;UART_(DCB32DR2)
                                        (0049) ;  Global Register values Bank 0
                                        (0050) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0051) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0052) 	db		63h, 17h		; AnalogReferenceControl register (ARF_CR)
                                        (0053) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0054) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0055) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0056) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0057) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0058) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0059) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0060) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0061) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0062) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0063) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0064) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0065) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0066) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0067) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0068) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0069) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0070) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0071) 	db		c0h, 0ch		; Row_2_InputMux register (RDI2RI)
                                        (0072) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0073) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0074) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0075) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0076) 	db		c5h, 08h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0077) 	db		c6h, 40h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0078) 	db		c8h, 75h		; Row_3_InputMux register (RDI3RI)
                                        (0079) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0080) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0081) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0082) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0083) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0084) 	db		ceh, 20h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0085) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0086) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0087) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0088) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0089) 	db		ffh
                                        (0090) LoadConfigTBL_spi_sram_Bank1:
                                        (0091) ;  Instance name DAC8, User Module DAC8
                                        (0092) ;       Instance name DAC8, Block Name LSB(ASD22)
                                        (0093) ;       Instance name DAC8, Block Name MSB(ASC12)
                                        (0094) ;  Instance name SPIM, User Module SPIM
                                        (0095) ;       Instance name SPIM, Block Name SPIM(DCB23)
                                        (0096) 	db		4ch, 06h		;SPIM_FUNCTION_REG (DCB23FN)
                                        (0097) 	db		4dh, d6h		;SPIM_INPUT_REG    (DCB23IN)
                                        (0098) 	db		4eh, 7ch		;SPIM_OUTPUT_REG   (DCB23OU)
                                        (0099) ;  Instance name SleepTimer, User Module SleepTimer
                                        (0100) ;  Instance name UART, User Module UART
                                        (0101) ;       Instance name UART, Block Name RX(DCB33)
                                        (0102) 	db		5ch, 05h		;UART_RX_FUNC_REG   (DCB33FN)
                                        (0103) 	db		5dh, e1h		;UART_RX_INPUT_REG  (DCB33IN)
                                        (0104) 	db		5eh, 40h		;UART_RX_OUTPUT_REG (DCB33OU)
                                        (0105) ;       Instance name UART, Block Name TX(DCB32)
                                        (0106) 	db		58h, 0dh		;UART_TX_FUNC_REG   (DCB32FN)
                                        (0107) 	db		59h, 01h		;UART_TX_INPUT_REG  (DCB32IN)
                                        (0108) 	db		5ah, 47h		;UART_TX_OUTPUT_REG (DCB32OU)
                                        (0109) ;  Global Register values Bank 1
                                        (0110) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0111) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0112) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0113) 	db		62h, 11h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0114) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0115) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0116) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0117) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0118) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0119) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0120) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0121) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0122) 	db		e1h, b1h		; OscillatorControl_1 register (OSC_CR1)
                                        (0123) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0124) 	db		dfh, 33h		; OscillatorControl_3 register (OSC_CR3)
                                        (0125) 	db		deh, 00h		; OscillatorControl_4 register (OSC_CR4)
                                        (0126) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0127) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0128) 	db		ffh
                                        (0129) AREA psoc_config(rom, rel)
                                        (0130) LoadConfigTBL_spi_sram_Ordered:
                                        (0131) ;  Ordered Global Register values
                                        (0132) 	M8C_SetBank0
0427: 62 00 00 MOV   REG[0x0],0x0       (0133) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
042A: 71 10    OR    F,0x10             
                                        (0134) 	M8C_SetBank1
042C: 62 00 00 MOV   REG[0x0],0x0       (0135) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
042F: 62 01 FF MOV   REG[0x1],0xFF      (0136) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
0432: 70 EF    AND   F,0xEF             
                                        (0137) 	M8C_SetBank0
0434: 62 03 FF MOV   REG[0x3],0xFF      (0138) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
0437: 62 02 00 MOV   REG[0x2],0x0       (0139) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
043A: 71 10    OR    F,0x10             
                                        (0140) 	M8C_SetBank1
043C: 62 02 00 MOV   REG[0x2],0x0       (0141) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
043F: 62 03 00 MOV   REG[0x3],0x0       (0142) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
0442: 70 EF    AND   F,0xEF             
                                        (0143) 	M8C_SetBank0
0444: 62 01 00 MOV   REG[0x1],0x0       (0144) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0447: 62 04 1C MOV   REG[0x4],0x1C      (0145) 	mov	reg[04h], 1ch		; Port_1_Data register (PRT1DR)
044A: 71 10    OR    F,0x10             
                                        (0146) 	M8C_SetBank1
044C: 62 04 1C MOV   REG[0x4],0x1C      (0147) 	mov	reg[04h], 1ch		; Port_1_DriveMode_0 register (PRT1DM0)
044F: 62 05 FF MOV   REG[0x5],0xFF      (0148) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
0452: 70 EF    AND   F,0xEF             
                                        (0149) 	M8C_SetBank0
0454: 62 07 9F MOV   REG[0x7],0x9F      (0150) 	mov	reg[07h], 9fh		; Port_1_DriveMode_2 register (PRT1DM2)
0457: 62 06 78 MOV   REG[0x6],0x78      (0151) 	mov	reg[06h], 78h		; Port_1_GlobalSelect register (PRT1GS)
045A: 71 10    OR    F,0x10             
                                        (0152) 	M8C_SetBank1
045C: 62 06 00 MOV   REG[0x6],0x0       (0153) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
045F: 62 07 00 MOV   REG[0x7],0x0       (0154) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
0462: 70 EF    AND   F,0xEF             
                                        (0155) 	M8C_SetBank0
0464: 62 05 00 MOV   REG[0x5],0x0       (0156) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0467: 62 08 00 MOV   REG[0x8],0x0       (0157) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
046A: 71 10    OR    F,0x10             
                                        (0158) 	M8C_SetBank1
046C: 62 08 80 MOV   REG[0x8],0x80      (0159) 	mov	reg[08h], 80h		; Port_2_DriveMode_0 register (PRT2DM0)
046F: 62 09 7F MOV   REG[0x9],0x7F      (0160) 	mov	reg[09h], 7fh		; Port_2_DriveMode_1 register (PRT2DM1)
0472: 70 EF    AND   F,0xEF             
                                        (0161) 	M8C_SetBank0
0474: 62 0B 7F MOV   REG[0xB],0x7F      (0162) 	mov	reg[0bh], 7fh		; Port_2_DriveMode_2 register (PRT2DM2)
0477: 62 0A 80 MOV   REG[0xA],0x80      (0163) 	mov	reg[0ah], 80h		; Port_2_GlobalSelect register (PRT2GS)
047A: 71 10    OR    F,0x10             
                                        (0164) 	M8C_SetBank1
047C: 62 0A 00 MOV   REG[0xA],0x0       (0165) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
047F: 62 0B 00 MOV   REG[0xB],0x0       (0166) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
0482: 70 EF    AND   F,0xEF             
                                        (0167) 	M8C_SetBank0
0484: 62 09 00 MOV   REG[0x9],0x0       (0168) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0487: 62 0C 00 MOV   REG[0xC],0x0       (0169) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
048A: 71 10    OR    F,0x10             
                                        (0170) 	M8C_SetBank1
048C: 62 0C 00 MOV   REG[0xC],0x0       (0171) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
048F: 62 0D 00 MOV   REG[0xD],0x0       (0172) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
0492: 70 EF    AND   F,0xEF             
                                        (0173) 	M8C_SetBank0
0494: 62 0F 00 MOV   REG[0xF],0x0       (0174) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0497: 62 0E 00 MOV   REG[0xE],0x0       (0175) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
049A: 71 10    OR    F,0x10             
                                        (0176) 	M8C_SetBank1
049C: 62 0E 00 MOV   REG[0xE],0x0       (0177) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
049F: 62 0F 00 MOV   REG[0xF],0x0       (0178) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
04A2: 70 EF    AND   F,0xEF             
                                        (0179) 	M8C_SetBank0
04A4: 62 0D 00 MOV   REG[0xD],0x0       (0180) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
04A7: 62 10 00 MOV   REG[0x10],0x0      (0181) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
04AA: 71 10    OR    F,0x10             
                                        (0182) 	M8C_SetBank1
04AC: 62 10 00 MOV   REG[0x10],0x0      (0183) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
04AF: 62 11 00 MOV   REG[0x11],0x0      (0184) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
04B2: 70 EF    AND   F,0xEF             
                                        (0185) 	M8C_SetBank0
04B4: 62 13 00 MOV   REG[0x13],0x0      (0186) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
04B7: 62 12 00 MOV   REG[0x12],0x0      (0187) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
04BA: 71 10    OR    F,0x10             
                                        (0188) 	M8C_SetBank1
04BC: 62 12 00 MOV   REG[0x12],0x0      (0189) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
04BF: 62 13 00 MOV   REG[0x13],0x0      (0190) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
04C2: 70 EF    AND   F,0xEF             
                                        (0191) 	M8C_SetBank0
04C4: 62 11 00 MOV   REG[0x11],0x0      (0192) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
04C7: 62 14 00 MOV   REG[0x14],0x0      (0193) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
04CA: 71 10    OR    F,0x10             
                                        (0194) 	M8C_SetBank1
04CC: 62 14 00 MOV   REG[0x14],0x0      (0195) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
04CF: 62 15 00 MOV   REG[0x15],0x0      (0196) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
04D2: 70 EF    AND   F,0xEF             
                                        (0197) 	M8C_SetBank0
04D4: 62 17 00 MOV   REG[0x17],0x0      (0198) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
04D7: 62 16 00 MOV   REG[0x16],0x0      (0199) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
04DA: 71 10    OR    F,0x10             
                                        (0200) 	M8C_SetBank1
04DC: 62 16 00 MOV   REG[0x16],0x0      (0201) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
04DF: 62 17 00 MOV   REG[0x17],0x0      (0202) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
04E2: 70 EF    AND   F,0xEF             
                                        (0203) 	M8C_SetBank0
04E4: 62 15 00 MOV   REG[0x15],0x0      (0204) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
04E7: 62 18 00 MOV   REG[0x18],0x0      (0205) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
04EA: 71 10    OR    F,0x10             
                                        (0206) 	M8C_SetBank1
04EC: 62 18 00 MOV   REG[0x18],0x0      (0207) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
04EF: 62 19 00 MOV   REG[0x19],0x0      (0208) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
04F2: 70 EF    AND   F,0xEF             
                                        (0209) 	M8C_SetBank0
04F4: 62 1B 00 MOV   REG[0x1B],0x0      (0210) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
04F7: 62 1A 00 MOV   REG[0x1A],0x0      (0211) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
04FA: 71 10    OR    F,0x10             
                                        (0212) 	M8C_SetBank1
04FC: 62 1A 00 MOV   REG[0x1A],0x0      (0213) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
04FF: 62 1B 00 MOV   REG[0x1B],0x0      (0214) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
0502: 70 EF    AND   F,0xEF             
                                        (0215) 	M8C_SetBank0
0504: 62 19 00 MOV   REG[0x19],0x0      (0216) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
0507: 62 1C 00 MOV   REG[0x1C],0x0      (0217) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
050A: 71 10    OR    F,0x10             
                                        (0218) 	M8C_SetBank1
050C: 62 1C 00 MOV   REG[0x1C],0x0      (0219) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
050F: 62 1D 00 MOV   REG[0x1D],0x0      (0220) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
0512: 70 EF    AND   F,0xEF             
                                        (0221) 	M8C_SetBank0
0514: 62 1F 00 MOV   REG[0x1F],0x0      (0222) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
0517: 62 1E 00 MOV   REG[0x1E],0x0      (0223) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
051A: 71 10    OR    F,0x10             
                                        (0224) 	M8C_SetBank1
051C: 62 1E 00 MOV   REG[0x1E],0x0      (0225) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
051F: 62 1F 00 MOV   REG[0x1F],0x0      (0226) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
0522: 70 EF    AND   F,0xEF             
                                        (0227) 	M8C_SetBank0
0524: 62 1D 00 MOV   REG[0x1D],0x0      (0228) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
0527: 70 EF    AND   F,0xEF             
                                        (0229) 	M8C_SetBank0
0529: 7F       RET                      (0230) 	ret
                                        (0231) 
                                        (0232) 
                                        (0233) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_spi_sram
                                        (0026) export _LoadConfig_spi_sram
                                        (0027) 
                                        (0028) export NO_SHADOW
                                        (0029) export _NO_SHADOW
                                        (0030) 
                                        (0031) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0032) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0033) 
                                        (0034) AREA psoc_config(rom, rel)
                                        (0035) 
                                        (0036) ;---------------------------------------------------------------------------
                                        (0037) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0038) ;                  parameters handled by boot code, like CPU speed). This
                                        (0039) ;                  function can be called from user code, but typically it
                                        (0040) ;                  is only called from boot.
                                        (0041) ;
                                        (0042) ;       INPUTS: None.
                                        (0043) ;      RETURNS: Nothing.
                                        (0044) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0045) ;               In the large memory model currently only the page
                                        (0046) ;               pointer registers listed below are modified.  This does
                                        (0047) ;               not guarantee that in future implementations of this
                                        (0048) ;               function other page pointer registers will not be
                                        (0049) ;               modified.
                                        (0050) ;          
                                        (0051) ;               Page Pointer Registers Modified: 
                                        (0052) ;               CUR_PP
                                        (0053) ;
                                        (0054) _LoadConfigInit:
                                        (0055)  LoadConfigInit:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0057)     
052A: 7C 05 31 LCALL 0x0531             (0058) 	lcall	LoadConfig_spi_sram
052D: 7C 04 25 LCALL 0x0425             (0059) 	lcall	LoadConfigTBL_spi_sram_Ordered
                                        (0060) 
                                        (0061) 
                                        (0062)     RAM_EPILOGUE RAM_USE_CLASS_4
0530: 7F       RET                      (0063)     ret
                                        (0064) 
                                        (0065) ;---------------------------------------------------------------------------
                                        (0066) ; Load Configuration spi_sram
                                        (0067) ;
                                        (0068) ;    Load configuration registers for spi_sram.
                                        (0069) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0070) ;
                                        (0071) ;       INPUTS: None.
                                        (0072) ;      RETURNS: Nothing.
                                        (0073) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0074) ;               modified as may the Page Pointer registers!
                                        (0075) ;               In the large memory model currently only the page
                                        (0076) ;               pointer registers listed below are modified.  This does
                                        (0077) ;               not guarantee that in future implementations of this
                                        (0078) ;               function other page pointer registers will not be
                                        (0079) ;               modified.
                                        (0080) ;          
                                        (0081) ;               Page Pointer Registers Modified: 
                                        (0082) ;               CUR_PP
                                        (0083) ;
                                        (0084) _LoadConfig_spi_sram:
                                        (0085)  LoadConfig_spi_sram:
                                        (0086)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0087) 
0531: 10       PUSH  X                  (0088) 	push	x
0532: 70 EF    AND   F,0xEF             
                                        (0089)     M8C_SetBank0                    ; Force bank 0
0534: 50 00    MOV   A,0x0              (0090)     mov     a, 0                    ; Specify bank 0
0536: 67       ASR   A                  (0091)     asr     a                       ; Store in carry flag
                                        (0092)                                     ; Load bank 0 table:
0537: 50 03    MOV   A,0x3              (0093)     mov     A, >LoadConfigTBL_spi_sram_Bank0
0539: 57 7B    MOV   X,0x7B             (0094)     mov     X, <LoadConfigTBL_spi_sram_Bank0
053B: 7C 05 4C LCALL 0x054C             (0095)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0096) 
053E: 50 01    MOV   A,0x1              (0097)     mov     a, 1                    ; Specify bank 1
0540: 67       ASR   A                  (0098)     asr     a                       ; Store in carry flag
                                        (0099)                                     ; Load bank 1 table:
0541: 50 03    MOV   A,0x3              (0100)     mov     A, >LoadConfigTBL_spi_sram_Bank1
0543: 57 EC    MOV   X,0xEC             (0101)     mov     X, <LoadConfigTBL_spi_sram_Bank1
0545: 7C 05 4C LCALL 0x054C             (0102)     lcall   LoadConfig              ; Load the bank 1 values
0548: 70 EF    AND   F,0xEF             
                                        (0103) 
                                        (0104)     M8C_SetBank0                    ; Force return to bank 0
054A: 20       POP   X                  (0105) 	pop		x
                                        (0106) 
                                        (0107)     RAM_EPILOGUE RAM_USE_CLASS_4
054B: 7F       RET                      (0108)     ret
                                        (0109) 
                                        (0110) 
                                        (0111) 
                                        (0112) 
                                        (0113) ;---------------------------------------------------------------------------
                                        (0114) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0115) ;              pairs. Terminate on address=0xFF.
                                        (0116) ;
                                        (0117) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0118) ;           Flag Register Carry bit encodes the Register Bank
                                        (0119) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0120) ;
                                        (0121) ;  RETURNS: nothing.
                                        (0122) ;
                                        (0123) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0124) ;                X-3 Temporary store for register address
                                        (0125) ;                X-2 LSB of config table address
                                        (0126) ;                X-1 MSB of config table address
                                        (0127) ;
                                        (0128) LoadConfig:
                                        (0129)     RAM_PROLOGUE RAM_USE_CLASS_2
054C: 38 02    ADD   SP,0x2             (0130)     add     SP, 2                   ; Set up local vars
054E: 10       PUSH  X                  (0131)     push    X                       ; Save config table address on stack
054F: 08       PUSH  A                  (0132)     push    A
0550: 4F       MOV   X,SP               (0133)     mov     X, SP
0551: 56 FC 00 MOV   [X-4],0x0          (0134)     mov     [X-4], 0                ; Set default Destination to Bank 0
0554: D0 04    JNC   0x0559             (0135)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0556: 56 FC 01 MOV   [X-4],0x1          (0136)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0137) .BankSelectSaved:
0559: 18       POP   A                  (0138)     pop     A
055A: 20       POP   X                  (0139)     pop     X
055B: 70 EF    AND   F,0xEF             
055D: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0140) 
                                        (0141) LoadConfigLp:
                                        (0142)     M8C_SetBank0                    ; Switch to bank 0
                                        (0143)     M8C_ClearWDT                    ; Clear the watchdog for long inits
0560: 10       PUSH  X                  (0144)     push    X                       ; Preserve the config table address
0561: 08       PUSH  A                  (0145)     push    A
0562: 28       ROMX                     (0146)     romx                            ; Load register address from table
0563: 39 FF    CMP   A,0xFF             (0147)     cmp     A, END_CONFIG_TABLE     ; End of table?
0565: A0 1F    JZ    0x0585             (0148)     jz      EndLoadConfig           ;   Yes, go wrap it up
0567: 4F       MOV   X,SP               (0149)     mov     X, SP                   ;
0568: 48 FC 01 TST   [X-4],0x1          (0150)     tst     [X-4], 1                ; Loading IO Bank 1?
056B: A0 03    JZ    0x056F             (0151)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
056D: 71 10    OR    F,0x10             
                                        (0152)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0153) .IOBankNowSet:
056F: 54 FD    MOV   [X-3],A            (0154)     mov     [X-3], A                ; Stash the register address
0571: 18       POP   A                  (0155)     pop     A                       ; Retrieve the table address
0572: 20       POP   X                  (0156)     pop     X
0573: 75       INC   X                  (0157)     inc     X                       ; Advance to the data byte
0574: 09 00    ADC   A,0x0              (0158)     adc     A, 0
0576: 10       PUSH  X                  (0159)     push    X                       ; Save the config table address again
0577: 08       PUSH  A                  (0160)     push    A
0578: 28       ROMX                     (0161)     romx                            ; load config data from the table
0579: 4F       MOV   X,SP               (0162)     mov     X, SP                   ; retrieve the register address
057A: 59 FD    MOV   X,[X-3]            (0163)     mov     X, [X-3]
057C: 61 00    MOV   REG[X+0x0],A       (0164)     mov     reg[X], A               ; Configure the register
057E: 18       POP   A                  (0165)     pop     A                       ; retrieve the table address
057F: 20       POP   X                  (0166)     pop     X
0580: 75       INC   X                  (0167)     inc     X                       ; advance to next table entry
0581: 09 00    ADC   A,0x0              (0168)     adc     A, 0
0583: 8F D7    JMP   0x055B             (0169)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0170) EndLoadConfig:
0585: 38 FC    ADD   SP,0xFC            (0171)     add     SP, -4
0587: 70 3F    AND   F,0x3F             
0589: 71 C0    OR    F,0xC0             
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_2
058B: 7F       RET                      (0173)     ret
                                        (0174) 
                                        (0175) AREA InterruptRAM(ram, rel)
                                        (0176) 
                                        (0177) NO_SHADOW:
                                        (0178) _NO_SHADOW:
FILE: lib\uartint.asm                   (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   UARTINT.asm
                                        (0004) ;;  Version: 5.3, Updated on 2015/3/4 at 22:27:54
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  UART Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) 
                                        (0014) include "UART.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "m8c.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _UART_TX_ISR
                                        (0022) export  _UART_RX_ISR
                                        (0023) 
                                        (0024) IF (UART_RXBUF_ENABLE)
                                        (0025) export  UART_aRxBuffer
                                        (0026) export _UART_aRxBuffer
                                        (0027) export  UART_bRxCnt
                                        (0028) export _UART_bRxCnt
                                        (0029) export  UART_fStatus
                                        (0030) export _UART_fStatus
                                        (0031) ENDIF
                                        (0032) 
                                        (0033) 
                                        (0034) ;-----------------------------------------------
                                        (0035) ; Variable Allocation
                                        (0036) ;-----------------------------------------------
                                        (0037) AREA InterruptRAM (RAM, REL, CON)
                                        (0038) 
                                        (0039) IF (UART_RXBUF_ENABLE)
                                        (0040)  UART_fStatus:
                                        (0041) _UART_fStatus:      BLK  1
                                        (0042)  UART_bRxCnt:
                                        (0043) _UART_bRxCnt:       BLK  1
                                        (0044) AREA UART_RAM (RAM, REL, CON)
                                        (0045)  UART_aRxBuffer:
                                        (0046) _UART_aRxBuffer:    BLK UART_RX_BUFFER_SIZE
                                        (0047) ENDIF
                                        (0048) 
                                        (0049) AREA InterruptRAM (RAM, REL, CON)
                                        (0050) 
                                        (0051) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0052) ;---------------------------------------------------
                                        (0053) ; Insert your custom declarations below this banner
                                        (0054) ;---------------------------------------------------
                                        (0055) 
                                        (0056) ;------------------------
                                        (0057) ;  Includes
                                        (0058) ;------------------------
                                        (0059) 
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL, CON)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _UART_TX_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;     UART TX interrupt handler for instance UART.
                                        (0084) ;
                                        (0085) ;     This is a place holder function.  If the user requires use of an interrupt
                                        (0086) ;     handler for this function, then place code where specified.
                                        (0087) ;-----------------------------------------------------------------------------
                                        (0088) 
                                        (0089) _UART_TX_ISR:
                                        (0090)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0091)    ;---------------------------------------------------
                                        (0092)    ; Insert your custom assembly code below this banner
                                        (0093)    ;---------------------------------------------------
                                        (0094)    ;   NOTE: interrupt service routines must preserve
                                        (0095)    ;   the values of the A and X CPU registers.
                                        (0096)    
                                        (0097)    ;---------------------------------------------------
                                        (0098)    ; Insert your custom assembly code above this banner
                                        (0099)    ;---------------------------------------------------
                                        (0100)    
                                        (0101)    ;---------------------------------------------------
                                        (0102)    ; Insert a lcall to a C function below this banner
                                        (0103)    ; and un-comment the lines between these banners
                                        (0104)    ;---------------------------------------------------
                                        (0105)    
                                        (0106)    ;PRESERVE_CPU_CONTEXT
                                        (0107)    ;lcall _My_C_Function
                                        (0108)    ;RESTORE_CPU_CONTEXT
                                        (0109)    
                                        (0110)    ;---------------------------------------------------
                                        (0111)    ; Insert a lcall to a C function above this banner
                                        (0112)    ; and un-comment the lines between these banners
                                        (0113)    ;---------------------------------------------------
                                        (0114)    ;@PSoC_UserCode_END@ (Do not change this line.)
058C: 7E       RETI                     (0115)    reti
                                        (0116) 
                                        (0117) 
                                        (0118) ;-----------------------------------------------------------------------------
                                        (0119) ;  FUNCTION NAME: _UART_RX_ISR
                                        (0120) ;
                                        (0121) ;  DESCRIPTION:
                                        (0122) ;     UART RX interrupt handler for instance UART.
                                        (0123) ;     This ISR handles the background processing of received characters if
                                        (0124) ;     the buffer is enabled.
                                        (0125) ;
                                        (0126) ;
                                        (0127) ;  The following assumes that the RX buffer feature has been enabled.
                                        (0128) ;
                                        (0129) ;  SIDE EFFECTS:
                                        (0130) ;     There are 3 posible errors that may occur with the serial port.
                                        (0131) ;      1) Parity Error
                                        (0132) ;      2) Framing Error
                                        (0133) ;      3) OverRun Error
                                        (0134) ;
                                        (0135) ;  This user module check for parity and framing error.  If either of these
                                        (0136) ;  two errors are detected, the data is read and ignored.  When an overRun
                                        (0137) ;  error occurs, the last byte was lost, but the current byte is valid.  For
                                        (0138) ;  this reason this error is ignored at this time.  Code could be added to
                                        (0139) ;  this ISR to set a flag if an error condition occurs.
                                        (0140) ;
                                        (0141) ;  THEORY of OPERATION:
                                        (0142) ;     When using the RX buffer feature, the ISR collects received characters
                                        (0143) ;     in a buffer until the user defined command terminator is detected.  After
                                        (0144) ;     the command terminator is detected, the command bit is set and all other
                                        (0145) ;     characters will be ignored until the command bit is reset.  Up to
                                        (0146) ;     buffer_size - 1 characters will be collected waiting for a command
                                        (0147) ;     terminator.  After that, the characters will be discarded, although
                                        (0148) ;     a command determinator will still cause the command bit to be set.
                                        (0149) ;
                                        (0150) ;-----------------------------------------------------------------------------
                                        (0151) _UART_RX_ISR:
                                        (0152) 
                                        (0153)    ;@PSoC_UserCode_BODY_2@ (Do not change this line.)
                                        (0154)    ;---------------------------------------------------
                                        (0155)    ; Insert your custom assembly code below this banner
                                        (0156)    ;---------------------------------------------------
                                        (0157)    ;   NOTE: interrupt service routines must preserve
                                        (0158)    ;   the values of the A and X CPU registers.
                                        (0159)    
                                        (0160)    ;---------------------------------------------------
                                        (0161)    ; Insert your custom assembly code above this banner
                                        (0162)    ;---------------------------------------------------
                                        (0163)    
                                        (0164)    ;---------------------------------------------------
                                        (0165)    ; Insert a lcall to a C function below this banner
                                        (0166)    ; and un-comment the lines between these banners
                                        (0167)    ;---------------------------------------------------
                                        (0168)    
                                        (0169)    ;PRESERVE_CPU_CONTEXT
                                        (0170)    ;lcall _My_C_Function
                                        (0171)    ;RESTORE_CPU_CONTEXT
                                        (0172)    
                                        (0173)    ;---------------------------------------------------
                                        (0174)    ; Insert a lcall to a C function above this banner
                                        (0175)    ; and un-comment the lines between these banners
                                        (0176)    ;---------------------------------------------------
                                        (0177)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0178) 
                                        (0179) IF (UART_RXBUF_ENABLE)
                                        (0180)    push A
                                        (0181)    push X
                                        (0182)    
                                        (0183)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0184)       REG_PRESERVE IDX_PP
                                        (0185)    ENDIF
                                        (0186)    
                                        (0187)    mov  X,[UART_bRxCnt]                                    ; Load X with byte counter
                                        (0188)    mov  A,REG[UART_RX_CONTROL_REG]                         ; Read the control register
                                        (0189)    push A                                                  ; Store copy for later test
                                        (0190)                                                            ; IF real RX interrupt
                                        (0191)    and  A,UART_RX_REG_FULL                                 ; Did really really get an IRQ
                                        (0192)    jnz  .UARTRX_ReadRx                                     ; Data ready, go get it
                                        (0193)    pop  A                                                  ; Restore stack
                                        (0194)    jmp  .RESTORE_IDX_PP
                                        (0195) 
                                        (0196) .UARTRX_ReadRx:
                                        (0197)    pop  A                                                  ; Restore status flags
                                        (0198)                                                            ; IF there is no error, get data
                                        (0199)                                                            ; Check for parity or framing error
                                        (0200)    and  A,UART_RX_ERROR
                                        (0201)    jz   .UARTRX_NO_ERROR                                   ; If there is not an Error go read data
                                        (0202) 
                                        (0203)    or   [UART_fStatus],A                                   ; Set error flags (parity,framing,overrun) bits
                                        (0204)    tst  REG[UART_RX_BUFFER_REG], 0x00                      ; Read the data buffer to clear it.
                                        (0205)    and  A,UART_RX_FRAMING_ERROR                            ; Check for framing error special case
                                        (0206)    jz   .RESTORE_IDX_PP                                    ; Not framing error, all done
                                        (0207) 
                                        (0208)                                                            ; Disable and re-enable RX to reset after
                                        (0209)                                                            ; framing error.
                                        (0210)    and   REG[UART_RX_CONTROL_REG], ~UART_RX_ENABLE         ; Disable RX
                                        (0211)    or    REG[UART_RX_CONTROL_REG],  UART_RX_ENABLE         ; Enable RX
                                        (0212)    jmp  .RESTORE_IDX_PP                                    ; Done with framing error, leave.
                                        (0213) 
                                        (0214) 
                                        (0215) .UARTRX_NO_ERROR:
                                        (0216)    mov  A,REG[UART_RX_BUFFER_REG ]                         ; Read the data buffer
                                        (0217) 
                                        (0218)                                                            ; IF buffer not full
                                        (0219)    tst  [UART_fStatus],UART_RX_BUF_CMDTERM                 ; Check for buffer full
                                        (0220)    jnz  .RESTORE_IDX_PP                                    ; All done
                                        (0221) 
                                        (0222)    cmp  A,UART_CMD_TERM                                    ; Check for End of command
                                        (0223)    jnz  .UARTRX_CHK_BACKSPACE
                                        (0224)    or   [UART_fStatus],UART_RX_BUF_CMDTERM                 ; Set command ready bit
                                        (0225) 
                                        (0226) 
                                        (0227) 
                                        (0228)    RAM_SETPAGE_IDX >UART_aRxBuffer
                                        (0229)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
                                        (0230)    mov  [X + UART_aRxBuffer],00h                           ; Zero out last data
                                        (0231)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0232)    jmp  .RESTORE_IDX_PP
                                        (0233) 
                                        (0234) .UARTRX_CHK_BACKSPACE:                                     ; 
                                        (0235) IF(UART_BACKSPACE_ENABLE)                                  ; Enable if backspace/delete mode
                                        (0236)    cmp  A,UART_BACKSPACE_ENABLE                            ; Check for backspace character
                                        (0237)    jnz  .UARTRX_IGNORE                                     ; If not, skip the backspace stuff
                                        (0238)    cmp  [UART_bRxCnt],00h                                  ; Check if buffer empty
                                        (0239)    jz   .RESTORE_IDX_PP                                    ; 
                                        (0240)    dec  [UART_bRxCnt]                                      ; Decrement buffer count by one.
                                        (0241)    jmp  .RESTORE_IDX_PP
                                        (0242) ENDIF                                                      ; 
                                        (0243) 
                                        (0244) .UARTRX_IGNORE:
                                        (0245) IF(UART_RX_IGNORE_BELOW)                                   ; Ignore charaters below this value
                                        (0246)    cmp  A,UART_RX_IGNORE_BELOW                             ; If ignore char is set to 0x00, do not
                                        (0247)    jc   .RESTORE_IDX_PP                                    ; ignore any characters.
                                        (0248) ENDIF
                                        (0249) 
                                        (0250) .UARTRX_CHK_OVFL:                                          ; Check for MAX String here
                                        (0251) 	
                                        (0252)    RAM_SETPAGE_IDX >UART_aRxBuffer                         ;   using idexed address mode
                                        (0253)    cmp  [UART_bRxCnt],(UART_RX_BUFFER_SIZE - 1)
                                        (0254)    jc   .UARTRX_ISR_GETDATA
                                        (0255)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
                                        (0256)    mov  [X + UART_aRxBuffer],00h                           ; Zero out last data in the buffer
                                        (0257)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0258)    or   [UART_fStatus],UART_RX_BUF_OVERRUN                 ; Set error flags (parity,framing,overrun) bits
                                        (0259)    jmp  .RESTORE_IDX_PP
                                        (0260) 
                                        (0261) .UARTRX_ISR_GETDATA:                                       ; IF input data == "CR", then end of command
                                        (0262)                                                            ; X is already loaded with pointer
                                        (0263)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
                                        (0264)    mov  [X+UART_aRxBuffer],A                               ; store data in array
                                        (0265)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0266)    inc  X                                                  ; Inc the pointer
                                        (0267)    mov  [UART_bRxCnt],X                                    ; Restore the pointer
                                        (0268)                                                            ; ENDIF max string size
                                        (0269) .RESTORE_IDX_PP:
                                        (0270)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0271)       REG_RESTORE IDX_PP
                                        (0272)    ENDIF
                                        (0273) 
                                        (0274) .END_UARTRX_ISR:
                                        (0275)    pop  X
                                        (0276)    pop  A
                                        (0277) 
                                        (0278) ENDIF
                                        (0279) 
                                        (0280) UART_RX_ISR_END:
058D: 7E       RETI                     (0281)    reti
                                        (0282) 
                                        (0283) ; end of file UARTINT.asm
                                        (0284) 
FILE: lib\uart.asm                      (0001) ;;*****************************************************************************
058E: 43 DF 40 OR    REG[0xDF],0x40     (0002) ;;*****************************************************************************
0591: 43 DF 80 OR    REG[0xDF],0x80     
                                        (0003) ;;  Filename:   UART.asm
                                        (0004) ;;  Version: 5.3, Updated on 2015/3/4 at 22:27:54
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  UART User Module software implementation file for the
                                        (0008) ;;                22/24/25/26/27xxx families.
                                        (0009) ;;
                                        (0010) ;;
                                        (0011) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0012) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0013) ;;        This means it is the caller's responsibility to preserve any values
                                        (0014) ;;        in the X and A registers that are still needed after the API functions
                                        (0015) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0016) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0017) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0018) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0019) ;;-----------------------------------------------------------------------------
                                        (0020) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0021) ;;*****************************************************************************
                                        (0022) ;;*****************************************************************************
                                        (0023) 
                                        (0024) 
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "UART.inc"
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ;  Global Symbols
                                        (0031) ;-----------------------------------------------
                                        (0032) ;-------------------------------------------------------------------
                                        (0033) ;  Declare the functions global for both assembler and C compiler.
                                        (0034) ;
                                        (0035) ;  Note that there are two names for each API. First name is
                                        (0036) ;  assembler reference. Name with underscore is name refence for
                                        (0037) ;  C compiler.  Calling function in C source code does not require
                                        (0038) ;  the underscore.
                                        (0039) ;-------------------------------------------------------------------
                                        (0040) export  UART_SetTxIntMode
                                        (0041) export _UART_SetTxIntMode
                                        (0042) export  UART_EnableInt
                                        (0043) export _UART_EnableInt
                                        (0044) export  UART_DisableInt
                                        (0045) export _UART_DisableInt
                                        (0046) 
                                        (0047) export  UART_Start
                                        (0048) export _UART_Start
                                        (0049) export  UART_Stop
                                        (0050) export _UART_Stop
                                        (0051) export  UART_SendData
                                        (0052) export _UART_SendData
                                        (0053) export  UART_bReadTxStatus
                                        (0054) export _UART_bReadTxStatus
                                        (0055) export  UART_bReadRxData
                                        (0056) export _UART_bReadRxData
                                        (0057) export  UART_bReadRxStatus
                                        (0058) export _UART_bReadRxStatus
                                        (0059) 
                                        (0060) export  UART_IntCntl
                                        (0061) export _UART_IntCntl
                                        (0062) 
                                        (0063) export  UART_TxIntMode
                                        (0064) export _UART_TxIntMode
                                        (0065) 
                                        (0066) export  UART_PutSHexByte
                                        (0067) export _UART_PutSHexByte
                                        (0068) export  UART_PutSHexInt
                                        (0069) export _UART_PutSHexInt
                                        (0070) 
                                        (0071) export  UART_CPutString
                                        (0072) export _UART_CPutString
                                        (0073) export  UART_PutString
                                        (0074) export _UART_PutString
                                        (0075) export  UART_PutChar
                                        (0076) export _UART_PutChar
                                        (0077) export  UART_Write
                                        (0078) export _UART_Write
                                        (0079) export  UART_CWrite
                                        (0080) export _UART_CWrite
                                        (0081) 
                                        (0082) export  UART_cGetChar
                                        (0083) export _UART_cGetChar
                                        (0084) export  UART_cReadChar
                                        (0085) export _UART_cReadChar
                                        (0086) export  UART_iReadChar
                                        (0087) export _UART_iReadChar
                                        (0088) export  UART_PutCRLF
                                        (0089) export _UART_PutCRLF
                                        (0090) 
                                        (0091) IF (UART_RXBUF_ENABLE)
                                        (0092) export  UART_CmdReset
                                        (0093) export _UART_CmdReset
                                        (0094) export  UART_bCmdCheck
                                        (0095) export _UART_bCmdCheck
                                        (0096) export  UART_bCmdLength
                                        (0097) export _UART_bCmdLength
                                        (0098) export  UART_bErrCheck
                                        (0099) export _UART_bErrCheck
                                        (0100) 
                                        (0101) export  UART_szGetParam
                                        (0102) export _UART_szGetParam
                                        (0103) export  UART_szGetRestOfParams
                                        (0104) export _UART_szGetRestOfParams
                                        (0105) ENDIF
                                        (0106) 
                                        (0107) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0108) ; WARNING WARNING WARNING
                                        (0109) ; The following exports are for backwards compatibility only and should
                                        (0110) ; not be used for new designs. They may be eliminated in a future release.
                                        (0111) ; Their status is "NO FURTHER MAINTENANCE". 
                                        (0112) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0113) export  bUART_ReadTxStatus
                                        (0114) export _bUART_ReadTxStatus
                                        (0115) export  bUART_ReadRxData
                                        (0116) export _bUART_ReadRxData
                                        (0117) export  bUART_ReadRxStatus
                                        (0118) export _bUART_ReadRxStatus
                                        (0119) 	
                                        (0120) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0121) ;             END WARNING
                                        (0122) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0123) 
                                        (0124) ;-----------------------------------------------
                                        (0125) ; Variable Allocation
                                        (0126) ;-----------------------------------------------
                                        (0127) IF (UART_RXBUF_ENABLE)
                                        (0128)     
                                        (0129) area UART_RAM (RAM, REL, CON)
                                        (0130)     
                                        (0131)  ptrParam:   BLK  1
                                        (0132) 
                                        (0133) ENDIF
                                        (0134) 
                                        (0135) area text (ROM,REL)
                                        (0136) 
                                        (0137) ;-----------------------------------------------
                                        (0138) ;  EQUATES
                                        (0139) ;-----------------------------------------------
                                        (0140) bfCONTROL_REG_START_BIT:        equ    1    ; Control register start bit
                                        (0141) bfFUNCTION_REG_TX_INT_MODE_BIT: equ 0x10    ; the TX Int Mode bit
                                        (0142) 
                                        (0143) area UserModules (ROM, REL, CON)
                                        (0144) 
                                        (0145) ;=============================================================================
                                        (0146) ;=============================================================================
                                        (0147) ;
                                        (0148) ;     Low-Level Commands
                                        (0149) ;
                                        (0150) ;=============================================================================
                                        (0151) ;=============================================================================
                                        (0152) 
                                        (0153) .SECTION
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;  FUNCTION NAME: UART_EnableInt
                                        (0156) ;
                                        (0157) ;  DESCRIPTION:
                                        (0158) ;     Enables this UART's interrupt by setting the interrupt enable mask
                                        (0159) ;     bit associated with this User Module. Remember to call the global
                                        (0160) ;     interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0161) ;-----------------------------------------------------------------------------
                                        (0162) ;
                                        (0163) ;  ARGUMENTS:
                                        (0164) ;     none.
                                        (0165) ;
                                        (0166) ;  RETURNS:
                                        (0167) ;     none.
                                        (0168) ;
                                        (0169) ;  SIDE EFFECTS:
                                        (0170) ;    The A and X registers may be modified by this or future implementations
                                        (0171) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0172) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0173) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0174) ;    functions.
                                        (0175) ;
                                        (0176)  UART_EnableInt:
                                        (0177) _UART_EnableInt:
                                        (0178)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0179)    M8C_EnableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
                                        (0180)    M8C_EnableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
                                        (0181)    RAM_EPILOGUE RAM_USE_CLASS_1
0594: 7F       RET                      (0182)    ret
0595: 41 DF BF AND   REG[0xDF],0xBF     
0598: 41 DF 7F AND   REG[0xDF],0x7F     
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185)     
                                        (0186) .SECTION
                                        (0187) ;-----------------------------------------------------------------------------
                                        (0188) ;  FUNCTION NAME: UART_DisableInt
                                        (0189) ;
                                        (0190) ;  DESCRIPTION:
                                        (0191) ;     Disables this UART's interrupt by clearing the interrupt enable mask bit
                                        (0192) ;     associated with this User Module.
                                        (0193) ;-----------------------------------------------------------------------------
                                        (0194) ;
                                        (0195) ;  ARGUMENTS:
                                        (0196) ;     none.
                                        (0197) ;
                                        (0198) ;  RETURNS:
                                        (0199) ;     none.
                                        (0200) ;
                                        (0201) ;  SIDE EFFECTS:
                                        (0202) ;    The A and X registers may be modified by this or future implementations
                                        (0203) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0204) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0205) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0206) ;    functions.
                                        (0207) ;
                                        (0208)  UART_DisableInt:
                                        (0209) _UART_DisableInt:
                                        (0210)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0211)    M8C_DisableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
                                        (0212)    M8C_DisableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
                                        (0213)    RAM_EPILOGUE RAM_USE_CLASS_1
059B: 7F       RET                      (0214)    ret
059C: 71 10    OR    F,0x10             
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) 
                                        (0218) .SECTION
                                        (0219) ;-----------------------------------------------------------------------------
                                        (0220) ;  FUNCTION NAME: UART_SetTxIntMode(BYTE bTxIntMode)
                                        (0221) ;
                                        (0222) ;  DESCRIPTION:
                                        (0223) ;     Sets the Tx Interrupt Mode bit in the Function Register.
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;
                                        (0226) ;  ARGUMENTS:
                                        (0227) ;     BYTE bTxIntMode - The TX Interrupt mode setting. Use defined masks.
                                        (0228) ;        Passed in the A register
                                        (0229) ;
                                        (0230) ;  RETURNS:
                                        (0231) ;     none.
                                        (0232) ;
                                        (0233) ;  SIDE EFFECTS:
                                        (0234) ;    The A and X registers may be modified by this or future implementations
                                        (0235) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0236) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0237) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0238) ;    functions.
                                        (0239) ;
                                        (0240) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0241) ;     Sets the TX interrupt mode bit to define whether the interrupt occurs
                                        (0242) ;     on TX register empty or TX transmit complete
                                        (0243) ;
                                        (0244)  UART_SetTxIntMode:
                                        (0245) _UART_SetTxIntMode:
                                        (0246)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0247)    M8C_SetBank1
059E: 21 01    AND   A,0x1              (0248)    and   A, UART_INT_MODE_TX_COMPLETE
05A0: A0 07    JZ    0x05A8             (0249)    jz    .SetModeRegEmpty
05A2: 43 58 10 OR    REG[0x58],0x10     (0250)    or    REG[UART_TX_FUNC_REG], bfFUNCTION_REG_TX_INT_MODE_BIT
05A5: 70 EF    AND   F,0xEF             
                                        (0251)    M8C_SetBank0
                                        (0252)    RAM_EPILOGUE RAM_USE_CLASS_1
05A7: 7F       RET                      (0253)    ret
                                        (0254) 
                                        (0255) .SetModeRegEmpty:
05A8: 41 58 EF AND   REG[0x58],0xEF     (0256)    and   REG[UART_TX_FUNC_REG], ~bfFUNCTION_REG_TX_INT_MODE_BIT
05AB: 70 EF    AND   F,0xEF             
                                        (0257)    M8C_SetBank0
                                        (0258)    RAM_EPILOGUE RAM_USE_CLASS_1
05AD: 7F       RET                      (0259)    ret
                                        (0260) .ENDSECTION
                                        (0261) 
                                        (0262) 
                                        (0263) .SECTION
                                        (0264) ;-----------------------------------------------------------------------------
                                        (0265) ;  FUNCTION NAME: UART_Start(BYTE bParity)
                                        (0266) ;
                                        (0267) ;  DESCRIPTION:
                                        (0268) ;     Sets the start bit and parity in the Control register of this user module.
                                        (0269) ;-----------------------------------------------------------------------------
                                        (0270) ;
                                        (0271) ;  ARGUMENTS:
                                        (0272) ;     BYTE bParity - parity setting for the Transmitter and receiver. Use defined masks.
                                        (0273) ;        Passed in the A register.
                                        (0274) ;
                                        (0275) ;  RETURNS:
                                        (0276) ;     none.
                                        (0277) ;
                                        (0278) ;  SIDE EFFECTS:
                                        (0279) ;    The A and X registers may be modified by this or future implementations
                                        (0280) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0281) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0282) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0283) ;    functions.
                                        (0284) ;
                                        (0285)  UART_Start:
                                        (0286) _UART_Start:
                                        (0287)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0288)    ; Note, Proxy Class 4 only if receive buffer used; otherwise Proxy Class 1.
                                        (0289) 
05AE: 29 01    OR    A,0x1              (0290)    or    A, bfCONTROL_REG_START_BIT
05B0: 60 5B    MOV   REG[0x5B],A        (0291)    mov   REG[UART_TX_CONTROL_REG], A
05B2: 60 5F    MOV   REG[0x5F],A        (0292)    mov   REG[UART_RX_CONTROL_REG], A
                                        (0293) IF ( UART_RXBUF_ENABLE )
                                        (0294)    call  _UART_CmdReset
                                        (0295) ENDIF
                                        (0296)    RAM_EPILOGUE RAM_USE_CLASS_1
05B4: 7F       RET                      (0297)    ret
                                        (0298) .ENDSECTION
                                        (0299) 
                                        (0300) 
                                        (0301) .SECTION
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;  FUNCTION NAME: UART_Stop
                                        (0304) ;
                                        (0305) ;  DESCRIPTION:
                                        (0306) ;     Disables UART operation.
                                        (0307) ;-----------------------------------------------------------------------------
                                        (0308) ;
                                        (0309) ;  ARGUMENTS:
                                        (0310) ;     none.
                                        (0311) ;
                                        (0312) ;  RETURNS:
                                        (0313) ;     none.
                                        (0314) ;
                                        (0315) ;  SIDE EFFECTS:
                                        (0316) ;    The A and X registers may be modified by this or future implementations
                                        (0317) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0318) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0319) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0320) ;    functions.
                                        (0321) ;
                                        (0322)  UART_Stop:
                                        (0323) _UART_Stop:
                                        (0324)    RAM_PROLOGUE RAM_USE_CLASS_1
05B5: 41 5B FE AND   REG[0x5B],0xFE     (0325)    and   REG[UART_TX_CONTROL_REG], ~bfCONTROL_REG_START_BIT
05B8: 41 5F FE AND   REG[0x5F],0xFE     (0326)    and   REG[UART_RX_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0327)    RAM_EPILOGUE RAM_USE_CLASS_1
05BB: 7F       RET                      (0328)    ret
                                        (0329) .ENDSECTION
                                        (0330) 
                                        (0331) 
                                        (0332) .SECTION
                                        (0333) ;-----------------------------------------------------------------------------
                                        (0334) ;  FUNCTION NAME: UART_SendData
                                        (0335) ;
                                        (0336) ;  DESCRIPTION:
                                        (0337) ;     Initiates a transmission of data.
                                        (0338) ;-----------------------------------------------------------------------------
                                        (0339) ;
                                        (0340) ;  ARGUMENTS:
                                        (0341) ;     BYTE  TxData - data to transmit. PASSED in A register.
                                        (0342) ;
                                        (0343) ;  RETURNS:
                                        (0344) ;     none.
                                        (0345) ;
                                        (0346) ;  SIDE EFFECTS:
                                        (0347) ;    The A and X registers may be modified by this or future implementations
                                        (0348) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0349) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0350) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0351) ;    functions.
                                        (0352) ;
                                        (0353)  UART_SendData:
                                        (0354) _UART_SendData:
                                        (0355)    RAM_PROLOGUE RAM_USE_CLASS_1
05BC: 60 59    MOV   REG[0x59],A        (0356)    mov REG[UART_TX_BUFFER_REG], A
                                        (0357)    RAM_EPILOGUE RAM_USE_CLASS_1
05BE: 7F       RET                      (0358)    ret
                                        (0359) .ENDSECTION
                                        (0360) 
                                        (0361) 
                                        (0362) .SECTION
                                        (0363) ;-----------------------------------------------------------------------------
                                        (0364) ;  FUNCTION NAME: UART_bReadTxStatus
                                        (0365) ;
                                        (0366) ;  DESCRIPTION:
                                        (0367) ;     Reads the Tx Status bits in the Control/Status register.
                                        (0368) ;-----------------------------------------------------------------------------
                                        (0369) ;
                                        (0370) ;  ARGUMENTS:
                                        (0371) ;     none.
                                        (0372) ;
                                        (0373) ;  RETURNS:
                                        (0374) ;     BYTE  bTxStatus - transmit status data.  Use defined masks for detecting
                                        (0375) ;           status bits (returned in A)
                                        (0376) ;
                                        (0377) ;  SIDE EFFECTS:
                                        (0378) ;    The A and X registers may be modified by this or future implementations
                                        (0379) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0380) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0381) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0382) ;    functions.
                                        (0383) ;
                                        (0384)  UART_bReadTxStatus:
                                        (0385) _UART_bReadTxStatus:
                                        (0386)  bUART_ReadTxStatus:                             ; For backwards compatibility only
                                        (0387) _bUART_ReadTxStatus:                             ; For backwards compatibility only
                                        (0388)    RAM_PROLOGUE RAM_USE_CLASS_1
05BF: 5D 5B    MOV   A,REG[0x5B]        (0389)    mov A,  REG[UART_TX_CONTROL_REG]
                                        (0390)    RAM_EPILOGUE RAM_USE_CLASS_1
05C1: 7F       RET                      (0391)    ret
                                        (0392) .ENDSECTION
                                        (0393) 
                                        (0394) 
                                        (0395) .SECTION
                                        (0396) ;-----------------------------------------------------------------------------
                                        (0397) ;  FUNCTION NAME: UART_bReadRxData
                                        (0398) ;
                                        (0399) ;  DESCRIPTION:
                                        (0400) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0401) ;     sure data is valid.
                                        (0402) ;-----------------------------------------------------------------------------
                                        (0403) ;
                                        (0404) ;  ARGUMENTS:
                                        (0405) ;     none.
                                        (0406) ;
                                        (0407) ;  RETURNS:
                                        (0408) ;     bRxData - returned in A.
                                        (0409) ;
                                        (0410) ;  SIDE EFFECTS:
                                        (0411) ;    The A and X registers may be modified by this or future implementations
                                        (0412) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0413) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0414) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0415) ;    functions.
                                        (0416) ;
                                        (0417)  UART_bReadRxData:
                                        (0418) _UART_bReadRxData:
                                        (0419)  bUART_ReadRxData:                               ; For backwards compatibility only
                                        (0420) _bUART_ReadRxData:                               ; For backwards compatibility only
                                        (0421)    RAM_PROLOGUE RAM_USE_CLASS_1
05C2: 5D 5E    MOV   A,REG[0x5E]        (0422)    mov A, REG[UART_RX_BUFFER_REG]
                                        (0423)    RAM_EPILOGUE RAM_USE_CLASS_1
05C4: 7F       RET                      (0424)    ret
                                        (0425) .ENDSECTION
                                        (0426) 
                                        (0427) 
                                        (0428) .SECTION
                                        (0429) ;-----------------------------------------------------------------------------
                                        (0430) ;  FUNCTION NAME: UART_bReadRxStatus
                                        (0431) ;
                                        (0432) ;  DESCRIPTION:
                                        (0433) ;     Reads the RX Status bits in the Control/Status register.
                                        (0434) ;-----------------------------------------------------------------------------
                                        (0435) ;
                                        (0436) ;  ARGUMENTS:
                                        (0437) ;     none.
                                        (0438) ;
                                        (0439) ;  RETURNS:
                                        (0440) ;     BYTE  bRXStatus - receive status data.  Use the following defined bits
                                        (0441) ;                       masks: RX_COMPLETE and RX_BUFFER_EMPTY
                                        (0442) ;           returned in A.
                                        (0443) ;
                                        (0444) ;  SIDE EFFECTS:
                                        (0445) ;    The A and X registers may be modified by this or future implementations
                                        (0446) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0447) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0448) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0449) ;    functions.
                                        (0450) ;
                                        (0451)  UART_bReadRxStatus:
                                        (0452) _UART_bReadRxStatus:
                                        (0453)  bUART_ReadRxStatus:                             ; For backwards compatibility only
                                        (0454) _bUART_ReadRxStatus:                             ; For backwards compatibility only
                                        (0455)    RAM_PROLOGUE RAM_USE_CLASS_1
05C5: 5D 5F    MOV   A,REG[0x5F]        (0456)    mov A,  REG[UART_RX_CONTROL_REG]
                                        (0457)    RAM_EPILOGUE RAM_USE_CLASS_1
05C7: 7F       RET                      (0458)    ret
                                        (0459) .ENDSECTION
                                        (0460) 
                                        (0461) 
                                        (0462) .SECTION
                                        (0463) ;-----------------------------------------------------------------------------
                                        (0464) ;  FUNCTION NAME: UART_TxIntMode
                                        (0465) ;
                                        (0466) ;  DESCRIPTION:
                                        (0467) ;     This function is used to change the TX Interrupt mode.
                                        (0468) ;-----------------------------------------------------------------------------
                                        (0469) ;
                                        (0470) ;  ARGUMENTS:
                                        (0471) ;     A => Tx Interrupt mode
                                        (0472) ;             0 => Interrupt on TX_Reg_Empty  (Default)
                                        (0473) ;             1 => Interrupt on TX Complete
                                        (0474) ;
                                        (0475) ;  RETURNS:
                                        (0476) ;     none.
                                        (0477) ;
                                        (0478) ;  SIDE EFFECTS:
                                        (0479) ;    The A and X registers may be modified by this or future implementations
                                        (0480) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0481) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0482) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0483) ;    functions.
                                        (0484) ;
                                        (0485)  UART_TxIntMode:
                                        (0486) _UART_TxIntMode:
                                        (0487)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0488) 
05C8: 21 01    AND   A,0x1              (0489)    and  A,UART_INT_MODE_TX_COMPLETE
05CA: 71 10    OR    F,0x10             
                                        (0490)    M8C_SetBank1
05CC: 39 01    CMP   A,0x1              (0491)    cmp  A,UART_INT_MODE_TX_COMPLETE
05CE: A0 06    JZ    0x05D5             (0492)    jz   .SetTxCmpMode
                                        (0493) 
05D0: 41 58 EF AND   REG[0x58],0xEF     (0494)    and  reg[UART_TX_FUNC_REG],0xEF               ; Set Interrupt on Tx_Reg_Empty
05D3: 80 04    JMP   0x05D8             (0495)    jmp  .TxIntMode_End
                                        (0496) 
                                        (0497) .SetTxCmpMode:                                       ; Set Interrupt on TX Complete
05D5: 43 58 10 OR    REG[0x58],0x10     (0498)    or   reg[UART_TX_FUNC_REG],0x10
05D8: 70 EF    AND   F,0xEF             
                                        (0499) 
                                        (0500) .TxIntMode_End:
                                        (0501)    M8C_SetBank0
                                        (0502)    RAM_EPILOGUE RAM_USE_CLASS_1
05DA: 7F       RET                      (0503)    ret
                                        (0504) .ENDSECTION
                                        (0505) 
                                        (0506)     
                                        (0507) .SECTION
                                        (0508) ;-----------------------------------------------------------------------------
                                        (0509) ;  FUNCTION NAME: UART_IntCntl
                                        (0510) ;
                                        (0511) ;  DESCRIPTION:
                                        (0512) ;     This function is used to enable/disable the Rx and Tx interrupt.
                                        (0513) ;-----------------------------------------------------------------------------
                                        (0514) ;
                                        (0515) ;  ARGUMENTS:
                                        (0516) ;     A => Interrupt mask
                                        (0517) ;
                                        (0518) ;  RETURNS:
                                        (0519) ;     none.
                                        (0520) ;
                                        (0521) ;  SIDE EFFECTS:
                                        (0522) ;    The A and X registers may be modified by this or future implementations
                                        (0523) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0524) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0525) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0526) ;    functions.
                                        (0527) ;
                                        (0528) ;  THEORY of OPERATION or PROCEDURE:
                                        (0529) ;     Set or Clears the Tx/Rx user module interrupt enable mask bit in the TX
                                        (0530) ;     and RX block.
                                        (0531) ;
                                        (0532)  UART_IntCntl:
                                        (0533) _UART_IntCntl:
                                        (0534)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0535) 
05DB: 08       PUSH  A                  (0536)    push A
05DC: 21 01    AND   A,0x1              (0537)    and  A,UART_ENABLE_RX_INT
05DE: A0 06    JZ    0x05E5             (0538)    jz   .DisRxInt
05E0: 43 DF 80 OR    REG[0xDF],0x80     
                                        (0539)      ; Enable Rx Interrupt
                                        (0540)    M8C_EnableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
05E3: 80 04    JMP   0x05E8             (0541)    jmp  .CheckTxInt
05E5: 41 DF 7F AND   REG[0xDF],0x7F     
                                        (0542) .DisRxInt:
                                        (0543)      ; Disable Rx Interrupt
                                        (0544)    M8C_DisableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
                                        (0545) 
                                        (0546) .CheckTxInt:
05E8: 18       POP   A                  (0547)    pop  A
05E9: 21 02    AND   A,0x2              (0548)    and  A,UART_ENABLE_TX_INT
05EB: A0 06    JZ    0x05F2             (0549)    jz   .DisTxInt
05ED: 43 DF 40 OR    REG[0xDF],0x40     
                                        (0550)      ; Enable Tx Interrupt
                                        (0551)    M8C_EnableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
05F0: 80 04    JMP   0x05F5             (0552)    jmp  .End_IntCntl
05F2: 41 DF BF AND   REG[0xDF],0xBF     
                                        (0553) .DisTxInt:
                                        (0554)      ; Disable Tx Interrupt
                                        (0555)    M8C_DisableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
                                        (0556) 
                                        (0557) .End_IntCntl:
                                        (0558)    RAM_EPILOGUE RAM_USE_CLASS_1
05F5: 7F       RET                      (0559)    ret
                                        (0560) .ENDSECTION
                                        (0561) 
                                        (0562) 
                                        (0563) ;=============================================================================
                                        (0564) ;=============================================================================
                                        (0565) ;
                                        (0566) ;     High-Level Commands
                                        (0567) ;
                                        (0568) ;=============================================================================
                                        (0569) ;=============================================================================
                                        (0570) 
                                        (0571) 
                                        (0572) ;-----------------------------------------------------------------------------
                                        (0573) ;  FUNCTION NAME: UART_PutSHexByte
                                        (0574) ;
                                        (0575) ;  DESCRIPTION:
                                        (0576) ;     Print a byte in Hex (two characters) to the UART Tx
                                        (0577) ;-----------------------------------------------------------------------------
                                        (0578) ;
                                        (0579) ;  ARGUMENTS:
                                        (0580) ;     A  => (BYTE) Data/char to be printed
                                        (0581) ;
                                        (0582) ;  RETURNS:
                                        (0583) ;     none.
                                        (0584) ;
                                        (0585) ;  SIDE EFFECTS:
                                        (0586) ;    The A and X registers may be modified by this or future implementations
                                        (0587) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0588) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0589) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0590) ;    functions.
                                        (0591) ;
                                        (0592) .LITERAL
                                        (0593) UART_HEX_STR:
                                        (0594)      DS    "0123456789ABCDEF"
                                        (0595) .ENDLITERAL
                                        (0596) 
                                        (0597) .SECTION
                                        (0598)  UART_PutSHexByte:
                                        (0599) _UART_PutSHexByte:
                                        (0600)    RAM_PROLOGUE RAM_USE_CLASS_1
0606: 08       PUSH  A                  (0601)    push  A                             ; Save lower nibble
0607: 67       ASR   A                  (0602)    asr   A                             ; Shift high nibble to right
0608: 67       ASR   A                  (0603)    asr   A
0609: 67       ASR   A                  (0604)    asr   A
060A: 67       ASR   A                  (0605)    asr   A
060B: 21 0F    AND   A,0xF              (0606)    and   A,0Fh                         ; Mask off nibble
060D: FF E7    INDEX 0x05F6             (0607)    index UART_HEX_STR                  ; Get Hex value
060F: 90 0F    CALL  _UART_PutChar      (0608)    call  UART_PutChar                  ; Write data to screen
0611: 18       POP   A                  (0609)    pop   A                             ; Restore value
0612: 21 0F    AND   A,0xF              (0610)    and   A,0Fh                         ; Mask off lower nibble
0614: FF E0    INDEX 0x05F6             (0611)    index UART_HEX_STR                  ; Get Hex value
0616: 90 08    CALL  _UART_PutChar      (0612)    call  UART_PutChar                  ; Write data to screen
                                        (0613)    RAM_EPILOGUE RAM_USE_CLASS_1
0618: 7F       RET                      (0614)    ret
                                        (0615) .ENDSECTION
                                        (0616) 
                                        (0617) 
                                        (0618) .SECTION
                                        (0619) ;-----------------------------------------------------------------------------
                                        (0620) ;  FUNCTION NAME: UART_PutSHexInt
                                        (0621) ;
                                        (0622) ;  DESCRIPTION:
                                        (0623) ;     Print an Int in Hex (four characters) to UART Tx
                                        (0624) ;-----------------------------------------------------------------------------
                                        (0625) ;
                                        (0626) ;  ARGUMENTS:
                                        (0627) ;     Pointer to string
                                        (0628) ;     A  => ASB of Int
                                        (0629) ;     X  => MSB of Int
                                        (0630) ;
                                        (0631) ;  RETURNS:
                                        (0632) ;     none.
                                        (0633) ;
                                        (0634) ;  SIDE EFFECTS:
                                        (0635) ;    The A and X registers may be modified by this or future implementations
                                        (0636) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0637) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0638) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0639) ;    functions.
                                        (0640) ;
                                        (0641) 
                                        (0642)  UART_PutSHexInt:
                                        (0643) _UART_PutSHexInt:
                                        (0644)    RAM_PROLOGUE RAM_USE_CLASS_1
0619: 4B       SWAP  A,X                (0645)    swap  A,X
061A: 9F EA    CALL  _UART_PutSHexByte  (0646)    call  UART_PutSHexByte              ; Print MSB
061C: 5B       MOV   A,X                (0647)    mov   A,X                           ; Move LSB into position
061D: 9F E7    CALL  _UART_PutSHexByte  (0648)    call  UART_PutSHexByte              ; Print LSB
                                        (0649)    RAM_EPILOGUE RAM_USE_CLASS_1
061F: 7F       RET                      (0650)    ret
0620: 49 5B 10 TST   REG[0x5B],0x10     
0623: AF FC    JZ    _UART_PutChar      
0625: 60 59    MOV   REG[0x59],A        
                                        (0651) .ENDSECTION
                                        (0652) 
                                        (0653) 
                                        (0654) .SECTION
                                        (0655) ;-----------------------------------------------------------------------------
                                        (0656) ;  FUNCTION NAME: UART_PutChar
                                        (0657) ;
                                        (0658) ;  DESCRIPTION:
                                        (0659) ;     Send character out through UART TX port.
                                        (0660) ;-----------------------------------------------------------------------------
                                        (0661) ;
                                        (0662) ;  ARGUMENTS:
                                        (0663) ;     A has Character to send to UART Tx Port
                                        (0664) ;
                                        (0665) ;  RETURNS:
                                        (0666) ;     none
                                        (0667) ;
                                        (0668) ;  SIDE EFFECTS:
                                        (0669) ;    The A and X registers may be modified by this or future implementations
                                        (0670) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0671) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0672) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0673) ;    functions.
                                        (0674) ;
                                        (0675) 
                                        (0676)    macro InLinePutChar( Source )
                                        (0677) .BufEmptyWaitLoop:
                                        (0678)    tst REG[UART_TX_CONTROL_REG], UART_TX_BUFFER_EMPTY     ; Check Tx Status
                                        (0679)    jz  .BufEmptyWaitLoop
                                        (0680)    mov REG[UART_TX_BUFFER_REG], @Source          ; Write data to Tx Port
                                        (0681)    endm
                                        (0682) 
                                        (0683)  UART_PutChar:
                                        (0684) _UART_PutChar:
                                        (0685)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0686)    InLinePutChar A
                                        (0687)    RAM_EPILOGUE RAM_USE_CLASS_1
0627: 7F       RET                      (0688)    ret
                                        (0689) .ENDSECTION
                                        (0690) 
                                        (0691) 
                                        (0692) .SECTION
                                        (0693) ;-----------------------------------------------------------------------------
                                        (0694) ;  FUNCTION NAME: UART_cGetChar
                                        (0695) ;
                                        (0696) ;  DESCRIPTION:
                                        (0697) ;     Read character from UART RX port.
                                        (0698) ;-----------------------------------------------------------------------------
                                        (0699) ;
                                        (0700) ;  ARGUMENTS:
                                        (0701) ;      none
                                        (0702) ;
                                        (0703) ;  RETURNS:
                                        (0704) ;     char that is returned from UART
                                        (0705) ;
                                        (0706) ;  SIDE EFFECTS:
                                        (0707) ;    The A and X registers may be modified by this or future implementations
                                        (0708) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0709) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0710) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0711) ;    functions.
                                        (0712) ;
                                        (0713) ;    Program flow will stay in this function until a character is received.
                                        (0714) ;    If the watchdog timer is used, care must be taken to make sure that
                                        (0715) ;    the delay between characters is less than the watchdog timeout.
                                        (0716) ;
                                        (0717)  UART_cGetChar:
                                        (0718) _UART_cGetChar:
                                        (0719)    RAM_PROLOGUE RAM_USE_CLASS_1
0628: 49 5F 08 TST   REG[0x5F],0x8      (0720)    tst REG[UART_RX_CONTROL_REG],UART_RX_REG_FULL    ; Check if a character is ready
062B: AF FC    JZ    _UART_cGetChar     (0721)    jz  UART_cGetChar                             ; If not loop
062D: 5D 5E    MOV   A,REG[0x5E]        (0722)    mov A, REG[UART_RX_BUFFER_REG]                ; Get character
                                        (0723)    RAM_EPILOGUE RAM_USE_CLASS_1
062F: 7F       RET                      (0724)    ret
                                        (0725) .ENDSECTION
                                        (0726) 
                                        (0727) 
                                        (0728) .SECTION
                                        (0729) ;-----------------------------------------------------------------------------
                                        (0730) ;  FUNCTION NAME: UART_cReadChar
                                        (0731) ;
                                        (0732) ;  DESCRIPTION:
                                        (0733) ;     Read character from UART RX port.
                                        (0734) ;-----------------------------------------------------------------------------
                                        (0735) ;
                                        (0736) ;  ARGUMENTS:
                                        (0737) ;      none
                                        (0738) ;
                                        (0739) ;  RETURNS:
                                        (0740) ;     char that is returned from UART
                                        (0741) ;
                                        (0742) ;  SIDE EFFECTS:
                                        (0743) ;    The A and X registers may be modified by this or future implementations
                                        (0744) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0745) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0746) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0747) ;    functions.
                                        (0748) ;
                                        (0749) ;    A valid 0x00 character will be ignored, since a 0x00 return value
                                        (0750) ;    implies a valid character or an error condition occured.
                                        (0751) ;
                                        (0752)  UART_cReadChar:
                                        (0753) _UART_cReadChar:
                                        (0754)    RAM_PROLOGUE RAM_USE_CLASS_1
0630: 5D 5F    MOV   A,REG[0x5F]        (0755)    mov  A,REG[UART_RX_CONTROL_REG]                         ; Get Status of RX
0632: 08       PUSH  A                  (0756)    push A
0633: 21 08    AND   A,0x8              (0757)    and  A,UART_RX_COMPLETE                                 ; Check if a character is ready
0635: B0 04    JNZ   0x063A             (0758)    jnz  .RX_DATA_RDY                                       ; Data Ready go read it.
0637: 18       POP   A                  (0759)    pop  A
0638: 80 0B    JMP   0x0644             (0760)    jmp  .RX_NO_VALID_CHAR
                                        (0761) 
                                        (0762) .RX_DATA_RDY:
063A: 5D 5E    MOV   A,REG[0x5E]        (0763)    mov  A,REG[UART_RX_BUFFER_REG ]          
063C: 4B       SWAP  A,X                (0764)    swap A,X                                                ; determine if data is valid
                                        (0765) 
063D: 18       POP   A                  (0766)    pop  A                                                  ; Check for errors
063E: 21 A0    AND   A,0xA0             (0767)    and  A,(UART_RX_PARITY_ERROR | UART_RX_FRAMING_ERROR)
0640: B0 03    JNZ   0x0644             (0768)    jnz  .RX_NO_VALID_CHAR                                  ; No character, exit
0642: 4B       SWAP  A,X                (0769)    swap A,X                                                ; Put data in A and exit
                                        (0770)    RAM_EPILOGUE RAM_USE_CLASS_1
0643: 7F       RET                      (0771)    ret
                                        (0772) 
                                        (0773) .RX_NO_VALID_CHAR:
0644: 50 00    MOV   A,0x0              (0774)    mov A,0x00                                              ; Zero out character
                                        (0775) 
                                        (0776)  End_UART_cReadChar:
                                        (0777)    RAM_EPILOGUE RAM_USE_CLASS_1
0646: 7F       RET                      (0778)    ret
                                        (0779) .ENDSECTION
                                        (0780) 
                                        (0781) 
                                        (0782) .SECTION
                                        (0783) ;-----------------------------------------------------------------------------
                                        (0784) ;  FUNCTION NAME: UART_iReadChar
                                        (0785) ;
                                        (0786) ;  WARNING WARNING WARNING  Negative return value not correct!!!!  We may want
                                        (0787) ;  to just set a value in the upper byte if error conditions exists.
                                        (0788) ;
                                        (0789) ;  DESCRIPTION:
                                        (0790) ;     Read character from UART RX port.
                                        (0791) ;-----------------------------------------------------------------------------
                                        (0792) ;
                                        (0793) ;  ARGUMENTS:
                                        (0794) ;      none
                                        (0795) ;
                                        (0796) ;  RETURNS:
                                        (0797) ;     An integer value is returned.  A negative value inplies and error
                                        (0798) ;     condition, a positive value between 0 and 255 is the return character.
                                        (0799) ;
                                        (0800) ;     Error Codes:
                                        (0801) ;        0x80CC    Parity Error
                                        (0802) ;        0x40CC    Overrun Error
                                        (0803) ;        0x20CC    Framing Error
                                        (0804) ;        0x01CC    No Data available
                                        (0805) ;
                                        (0806) ;  SIDE EFFECTS:
                                        (0807) ;    The A and X registers may be modified by this or future implementations
                                        (0808) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0809) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0810) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0811) ;    functions.
                                        (0812) ;
                                        (0813)  UART_iReadChar:
                                        (0814) _UART_iReadChar:
                                        (0815)    RAM_PROLOGUE RAM_USE_CLASS_1
0647: 5D 5F    MOV   A,REG[0x5F]        (0816)    mov  A,REG[UART_RX_CONTROL_REG]                         ; Get Status of RX
                                        (0817)                                                            ; Mask only errors and data ready
0649: 21 E8    AND   A,0xE8             (0818)    and  A,(UART_RX_ERROR|UART_RX_REG_FULL)
064B: 08       PUSH  A                  (0819)    push A
064C: 21 08    AND   A,0x8              (0820)    and  A,UART_RX_COMPLETE                                 ; Check if a character is ready
064E: B0 07    JNZ   0x0656             (0821)    jnz  .RX_GET_DATA                                       ; Data Ready go read it.
0650: 18       POP   A                  (0822)    pop  A
0651: 29 01    OR    A,0x1              (0823)    or   A,UART_RX_NO_DATA                                  ; Add no data flag
0653: 4B       SWAP  A,X                (0824)    swap A,X
0654: 80 07    JMP   0x065C             (0825)    jmp  End_UART_iReadChar
                                        (0826) 
                                        (0827) .RX_GET_DATA:
0656: 18       POP   A                  (0828)    pop  A
0657: 21 E0    AND   A,0xE0             (0829)    and  A,UART_RX_ERROR
0659: 4B       SWAP  A,X                (0830)    swap A,X
065A: 5D 5E    MOV   A,REG[0x5E]        (0831)    mov  A,REG[UART_RX_BUFFER_REG ]                         ; Read data first, then
                                        (0832)                                                            ; determine if data is valid
                                        (0833) 
                                        (0834)  End_UART_iReadChar:
                                        (0835)    RAM_EPILOGUE RAM_USE_CLASS_1
065C: 7F       RET                      (0836)    ret
065D: 70 BF    AND   F,0xBF             
065F: 60 D3    MOV   REG[0xD3],A        
                                        (0837) .ENDSECTION
                                        (0838) 
                                        (0839) 
                                        (0840) .SECTION
                                        (0841) ;-----------------------------------------------------------------------------
                                        (0842) ;  FUNCTION NAME: UART_PutString
                                        (0843) ;
                                        (0844) ;  DESCRIPTION:
                                        (0845) ;     Send String out through UART TX port.
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS:
                                        (0849) ;     Pointer to String
                                        (0850) ;     A has MSB of string address
                                        (0851) ;     X has LSB of string address
                                        (0852) ;
                                        (0853) ;  RETURNS:
                                        (0854) ;     none
                                        (0855) ;
                                        (0856) ;  SIDE EFFECTS:
                                        (0857) ;    The A and X registers may be modified by this or future implementations
                                        (0858) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0859) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0860) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0861) ;    functions.
                                        (0862) ;          
                                        (0863) ;    Currently only the page pointer registers listed below are modified: 
                                        (0864) ;          IDX_PP
                                        (0865) ;
                                        (0866)  UART_PutString:
                                        (0867) _UART_PutString:
                                        (0868)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0869)    RAM_SETPAGE_IDX A
                                        (0870) .PutStringLoop:
0661: 52 00    MOV   A,[X+0]            (0871)    mov   A,[X]                                   ; Get value pointed to by X
0663: A0 06    JZ    0x066A             (0872)    jz    End_PutString                           ; Check for end of string
0665: 9F B9    CALL  _UART_PutChar      (0873)    call  UART_PutChar                            ; Send character to Tx port
0667: 75       INC   X                  (0874)    inc   X                                       ; Advance pointer to next character
0668: 8F F8    JMP   0x0661             (0875)    jmp   .PutStringLoop                          ; Get next character
066A: 70 3F    AND   F,0x3F             
066C: 71 C0    OR    F,0xC0             
                                        (0876) 
                                        (0877) End_PutString:
                                        (0878)    RAM_EPILOGUE RAM_USE_CLASS_3
066E: 7F       RET                      (0879)    ret
066F: 70 BF    AND   F,0xBF             
0671: 62 D3 07 MOV   REG[0xD3],0x7      
                                        (0880) .ENDSECTION
                                        (0881)     
                                        (0882) .SECTION
                                        (0883) ;-----------------------------------------------------------------------------
                                        (0884) ;  FUNCTION NAME: UART_Write
                                        (0885) ;
                                        (0886) ;  DESCRIPTION:
                                        (0887) ;     Send String of length X to serial port
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;
                                        (0890) ;  ARGUMENTS:
                                        (0891) ;     Pointer to String
                                        (0892) ;     [SP-5] Count of characters to send
                                        (0893) ;     [SP-4] has MSB of string address
                                        (0894) ;     [SP-3] has LSB of string address
                                        (0895) ;
                                        (0896) ;  RETURNS:
                                        (0897) ;     none
                                        (0898) ;
                                        (0899) ;  SIDE EFFECTS:
                                        (0900) ;    The A and X registers may be modified by this or future implementations
                                        (0901) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0902) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0903) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0904) ;    functions.
                                        (0905) ;          
                                        (0906) ;    Currently only the page pointer registers listed below are modified: 
                                        (0907) ;          IDX_PP
                                        (0908) ;
                                        (0909) CNT_LEN:    equ -5                               ; Length of data to send
                                        (0910) STR_MSB:    equ -4                               ; MSB pointer of string 
                                        (0911) STR_LSB:    equ -3                               ; LSB pointer of string 
                                        (0912) 
                                        (0913)  UART_Write:
                                        (0914) _UART_Write:
                                        (0915)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0916)    RAM_SETPAGE_IDX2STK                           ; Refer indexed addrs to the stack
0674: 4F       MOV   X,SP               (0917)    mov   X, SP                                   ; Establish the frame pointer 
                                        (0918) 
                                        (0919) .NextByteLoop:
0675: 52 FB    MOV   A,[X-5]            (0920)    mov   A, [X+CNT_LEN]                          ; End of the string?
0677: A0 1A    JZ    0x0692             (0921)    jz    .End_Write                              ;   Yes, prepare to exit
0679: 7B FB    DEC   [X-5]              (0922)    dec   [X+CNT_LEN]                             ; Decrement counter
                                        (0923) 
                                        (0924)    IF SYSTEM_LARGE_MEMORY_MODEL
067B: 52 FC    MOV   A,[X-4]            (0925)    mov   A, [X+STR_MSB]                          ; Load pointer to char to send
                                        (0926)    ENDIF
                                        (0927) 
067D: 59 FD    MOV   X,[X-3]            (0928)    mov   X, [X+STR_LSB]                          ; Load pointer to char to send
067F: 60 D3    MOV   REG[0xD3],A        
                                        (0929)    RAM_SETPAGE_IDX A                             ; switch index pages
0681: 52 00    MOV   A,[X+0]            (0930)    mov   A, [X]                                  ; Grab the data
0683: 49 5B 10 TST   REG[0x5B],0x10     
0686: AF FC    JZ    0x0683             
0688: 60 59    MOV   REG[0x59],A        
                                        (0931)    InLinePutChar A                               ; Put data in empty TX buf reg
068A: 4F       MOV   X,SP               (0932)    mov   X, SP                                   ; Recover frame pointer
068B: 62 D3 07 MOV   REG[0xD3],0x7      
                                        (0933)    RAM_SETPAGE_IDX2STK                           ; Prepare for stack access
068E: 77 FD    INC   [X-3]              (0934)    inc   [X+STR_LSB]                             ; Point to next byte, but do not
0690: 8F E4    JMP   0x0675             (0935)    jmp   .NextByteLoop                           ;    cross RAM page boundary!
0692: 70 3F    AND   F,0x3F             
0694: 71 C0    OR    F,0xC0             
                                        (0936) 
                                        (0937) .End_Write:
                                        (0938)    RAM_EPILOGUE RAM_USE_CLASS_3
0696: 7F       RET                      (0939)    ret
                                        (0940) .ENDSECTION
                                        (0941)     
                                        (0942) 
                                        (0943) .SECTION
                                        (0944) ;-----------------------------------------------------------------------------
                                        (0945) ;  FUNCTION NAME: UART_CWrite
                                        (0946) ;
                                        (0947) ;             WARNING WARNING NOT COMPLETE
                                        (0948) ;
                                        (0949) ;  DESCRIPTION:
                                        (0950) ;     Send String of length X to serial port
                                        (0951) ;-----------------------------------------------------------------------------
                                        (0952) ;
                                        (0953) ;  ARGUMENTS:
                                        (0954) ;     [SP-4] MSB of Count of character to send
                                        (0955) ;     [SP-3] LSB of Count of character to send
                                        (0956) ;     [SP-2] has MSB of string address
                                        (0957) ;     [SP-1] has LSB of string address
                                        (0958) ;
                                        (0959) ;  RETURNS:
                                        (0960) ;     none
                                        (0961) ;
                                        (0962) ;  SIDE EFFECTS:
                                        (0963) ;    The A and X registers may be modified by this or future implementations
                                        (0964) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0965) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0966) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0967) ;    functions.
                                        (0968) ;
                                        (0969) CLEN_MSB:   equ -6           ; MSB Length of data to send
                                        (0970) CLEN_LSB:   equ -5           ; LSB Length of data to send
                                        (0971) CSTR_MSB:   equ -4           ; MSB pointer of string
                                        (0972) CSTR_LSB:   equ -3           ; LSB pointer of string
                                        (0973) 
                                        (0974)  UART_CWrite:
                                        (0975) _UART_CWrite:
                                        (0976)    RAM_PROLOGUE RAM_USE_CLASS_2
0697: 4F       MOV   X,SP               (0977)    mov   X,SP
                                        (0978) .CW_Loop:
0698: 3D FA 00 CMP   [X-6],0x0          (0979)    cmp   [X+CLEN_MSB],0x00                  ; Check for zero counter
069B: B0 06    JNZ   0x06A2             (0980)    jnz   .CW_WRITEIT
069D: 3D FB 00 CMP   [X-5],0x0          (0981)    cmp   [X+CLEN_LSB],0x00
06A0: A0 1D    JZ    0x06BE             (0982)    jz    .End_CWrite                        ; Leave if done
                                        (0983) 
                                        (0984) .CW_WRITEIT:                                
06A2: 10       PUSH  X                  (0985)    push  X                                  ; Save frame pointer
06A3: 52 FC    MOV   A,[X-4]            (0986)    mov   A,[X+CSTR_MSB]
06A5: 59 FD    MOV   X,[X-3]            (0987)    mov   X,[X+CSTR_LSB]
06A7: 28       ROMX                     (0988)    romx                                     ; Get character from ROM
06A8: 49 5B 10 TST   REG[0x5B],0x10     
06AB: AF FC    JZ    0x06A8             
06AD: 60 59    MOV   REG[0x59],A        
                                        (0989)    InLinePutChar A                          ; Put data in empty TX buf reg
06AF: 20       POP   X                  (0990)    pop   X                                  ; Restore frame pointer
06B0: 07 FD 01 ADD   [X-3],0x1          (0991)    add   [X+CSTR_LSB],1                     ; Increment the string pointer
06B3: 0F FC 00 ADC   [X-4],0x0          (0992)    adc   [X+CSTR_MSB],0
06B6: 17 FB 01 SUB   [X-5],0x1          (0993)    sub   [X+CLEN_LSB],0x01                  ; Dec the counter
06B9: 1F FA 00 SBB   [X-6],0x0          (0994)    sbb   [X+CLEN_MSB],0x00
06BC: 8F DB    JMP   0x0698             (0995)    jmp   .CW_Loop
06BE: 70 3F    AND   F,0x3F             
06C0: 71 C0    OR    F,0xC0             
                                        (0996) 
                                        (0997) .End_CWrite:
                                        (0998)    RAM_EPILOGUE RAM_USE_CLASS_2
06C2: 7F       RET                      (0999)    ret
                                        (1000) .ENDSECTION
                                        (1001) 
                                        (1002) 
                                        (1003) .SECTION
                                        (1004) ;-----------------------------------------------------------------------------
                                        (1005) ;  FUNCTION NAME: UART_CPutString
                                        (1006) ;
                                        (1007) ;  DESCRIPTION:
                                        (1008) ;     Send String out through UART TX port.
                                        (1009) ;-----------------------------------------------------------------------------
                                        (1010) ;
                                        (1011) ;  ARGUMENTS:
                                        (1012) ;     Pointer to String
                                        (1013) ;     A has MSB of string address
                                        (1014) ;     X has LSB of string address
                                        (1015) ;
                                        (1016) ;  RETURNS:
                                        (1017) ;     none
                                        (1018) ;
                                        (1019) ;  SIDE EFFECTS:
                                        (1020) ;    The A and X registers may be modified by this or future implementations
                                        (1021) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1022) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1023) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1024) ;    functions.
                                        (1025) ;
                                        (1026)  UART_CPutString:
                                        (1027) _UART_CPutString:
                                        (1028)    RAM_PROLOGUE RAM_USE_CLASS_1
06C3: 08       PUSH  A                  (1029)    push  A                                       ; Store ROM pointer
06C4: 10       PUSH  X                  (1030)    push  X
06C5: 28       ROMX                     (1031)    romx                                          ; Get character from ROM
06C6: A0 0B    JZ    0x06D2             (1032)    jz    .End_CPutString
06C8: 9F 56    CALL  _UART_PutChar      (1033)    call  UART_PutChar                            ; Print character
06CA: 20       POP   X                  (1034)    pop   X
06CB: 18       POP   A                  (1035)    pop   A
06CC: 75       INC   X                  (1036)    inc   X                                       ; Inc LSB of pointer
06CD: DF F5    JNC   _UART_CPutString   (1037)    jnc   UART_CPutString                         ; Check for carry
06CF: 74       INC   A                  (1038)    inc   A                                       ; Inc MSB of pointer
06D0: 8F F2    JMP   _UART_CPutString   (1039)    jmp   UART_CPutString
                                        (1040) 
                                        (1041) 
                                        (1042) .End_CPutString:
06D2: 38 FE    ADD   SP,0xFE            (1043)    add   SP, -2
                                        (1044)    RAM_EPILOGUE RAM_USE_CLASS_1
06D4: 7F       RET                      (1045)    ret
                                        (1046) .ENDSECTION
                                        (1047) 
                                        (1048) 
                                        (1049) .SECTION
                                        (1050) ;-----------------------------------------------------------------------------
                                        (1051) ;  FUNCTION NAME: UART_PutCRLF
                                        (1052) ;
                                        (1053) ;  DESCRIPTION:
                                        (1054) ;     Send a CR and LF
                                        (1055) ;-----------------------------------------------------------------------------
                                        (1056) ;
                                        (1057) ;  ARGUMENTS:
                                        (1058) ;     none.
                                        (1059) ;
                                        (1060) ;  RETURNS:
                                        (1061) ;     none.
                                        (1062) ;
                                        (1063) ;  SIDE EFFECTS:
                                        (1064) ;    The A and X registers may be modified by this or future implementations
                                        (1065) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1066) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1067) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1068) ;    functions.
                                        (1069) ;
                                        (1070)  UART_PutCRLF:
                                        (1071) _UART_PutCRLF:
                                        (1072)    RAM_PROLOGUE RAM_USE_CLASS_1
06D5: 50 0D    MOV   A,0xD              (1073)    mov  A,0x0D                        ; Send CR
06D7: 9F 47    CALL  _UART_PutChar      (1074)    call UART_PutChar
06D9: 50 0A    MOV   A,0xA              (1075)    mov  A,0x0A                        ; Send LF
06DB: 9F 43    CALL  _UART_PutChar      (1076)    call UART_PutChar
                                        (1077)    RAM_EPILOGUE RAM_USE_CLASS_1
06DD: 7F       RET                      (1078)    ret
                                        (1079) .ENDSECTION
                                        (1080) 
                                        (1081) 
                                        (1082) IF (UART_RXBUF_ENABLE)
                                        (1083) ;=============================================================================
                                        (1084) ;=============================================================================
                                        (1085) ;
                                        (1086) ;     Command Buffer commands
                                        (1087) ;
                                        (1088) ;=============================================================================
                                        (1089) ;=============================================================================
                                        (1090) 
                                        (1091) .SECTION
                                        (1092) ;-----------------------------------------------------------------------------
                                        (1093) ;  FUNCTION NAME: UART_CmdReset
                                        (1094) ;
                                        (1095) ;  DESCRIPTION:
                                        (1096) ;     Reset command string and status flags
                                        (1097) ;-----------------------------------------------------------------------------
                                        (1098) ;
                                        (1099) ;  ARGUMENTS:
                                        (1100) ;     none.
                                        (1101) ;
                                        (1102) ;  RETURNS:
                                        (1103) ;     none.
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;     Clear the command buffer, command counter, and flag.
                                        (1117) ;
                                        (1118)  UART_CmdReset:
                                        (1119) _UART_CmdReset:
                                        (1120)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1121)    RAM_SETPAGE_CUR >UART_aRxBuffer
                                        (1122)    mov [UART_aRxBuffer], 0x00
                                        (1123)    RAM_SETPAGE_CUR >UART_bRxCnt
                                        (1124)    mov [UART_bRxCnt], 0x00
                                        (1125)    and [UART_fStatus], 0x00
                                        (1126)    RAM_SETPAGE_CUR >ptrParam
                                        (1127)    mov [ptrParam],0x00
                                        (1128)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1129)    ret
                                        (1130) .ENDSECTION
                                        (1131) 
                                        (1132) 
                                        (1133) .SECTION
                                        (1134) ;-----------------------------------------------------------------------------
                                        (1135) ;  FUNCTION NAME: UART_bCmdCheck
                                        (1136) ;
                                        (1137) ;  DESCRIPTION:
                                        (1138) ;     Check to see if valid command in buffer.
                                        (1139) ;-----------------------------------------------------------------------------
                                        (1140) ;
                                        (1141) ;  ARGUMENTS:
                                        (1142) ;     none.
                                        (1143) ;
                                        (1144) ;  RETURNS:
                                        (1145) ;     BYTE  fStatus - Status of command receive buffer.
                                        (1146) ;                     Returns non-zero value in A if command is valid.
                                        (1147) ;
                                        (1148) ;  SIDE EFFECTS:
                                        (1149) ;    The A and X registers may be modified by this or future implementations
                                        (1150) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1151) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1152) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1153) ;    functions.
                                        (1154) ;          
                                        (1155) ;    Currently only the page pointer registers listed below are modified: 
                                        (1156) ;          CUR_PP
                                        (1157) ;
                                        (1158) ;  THEORY of OPERATION or PROCEDURE:
                                        (1159) ;     Read the status and control register.
                                        (1160) ;
                                        (1161)  UART_bCmdCheck:
                                        (1162) _UART_bCmdCheck:
                                        (1163)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1164)    RAM_SETPAGE_CUR >UART_fStatus
                                        (1165)    mov A,  [UART_fStatus]
                                        (1166)    and A, UART_RX_BUF_CMDTERM                    ; Mask off Command status
                                        (1167)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1168)    ret
                                        (1169) .ENDSECTION
                                        (1170)     
                                        (1171) 
                                        (1172) .SECTION
                                        (1173) ;-----------------------------------------------------------------------------
                                        (1174) ;  FUNCTION NAME: UART_bErrCheck
                                        (1175) ;
                                        (1176) ;  DESCRIPTION:
                                        (1177) ;     Check to see if an error has occured since last CmdReset
                                        (1178) ;-----------------------------------------------------------------------------
                                        (1179) ;
                                        (1180) ;  ARGUMENTS:
                                        (1181) ;     none.
                                        (1182) ;
                                        (1183) ;  RETURNS:
                                        (1184) ;     BYTE  fStatus - Status of command receive buffer.
                                        (1185) ;                     Returns non-zero value in A if command is valid.
                                        (1186) ;           0x80 => Parity Error
                                        (1187) ;           0x40 => OverRun Error
                                        (1188) ;           0x20 => Framing Error
                                        (1189) ;           0x10 => Software Buffer OverRun
                                        (1190) ;
                                        (1191) ;  SIDE EFFECTS:
                                        (1192) ;    The A and X registers may be modified by this or future implementations
                                        (1193) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1194) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1195) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1196) ;    functions.
                                        (1197) ;          
                                        (1198) ;    Currently only the page pointer registers listed below are modified: 
                                        (1199) ;          CUR_PP
                                        (1200) ;     Error Status is clear when read.
                                        (1201) ;
                                        (1202) ;  THEORY of OPERATION or PROCEDURE:
                                        (1203) ;     Read RX buffer error status and clear status
                                        (1204) ;
                                        (1205)  UART_bErrCheck:
                                        (1206) _UART_bErrCheck:
                                        (1207)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1208)    RAM_SETPAGE_CUR >UART_fStatus
                                        (1209)    mov A,  [UART_fStatus]
                                        (1210)    and A, UART_RX_BUF_ERROR                      ; Mask off Error status
                                        (1211)    and [UART_fStatus], ~UART_RX_BUF_ERROR
                                        (1212)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1213)    ret
                                        (1214) .ENDSECTION
                                        (1215) 
                                        (1216) .SECTION
                                        (1217) ;-----------------------------------------------------------------------------
                                        (1218) ;  FUNCTION NAME: UART_bCmdLength
                                        (1219) ;
                                        (1220) ;  DESCRIPTION:
                                        (1221) ;     Get length of command string
                                        (1222) ;-----------------------------------------------------------------------------
                                        (1223) ;
                                        (1224) ;  ARGUMENTS:
                                        (1225) ;     none.
                                        (1226) ;
                                        (1227) ;  RETURNS:
                                        (1228) ;     BYTE  bRxCnt    Returns the command length in A.
                                        (1229) ;
                                        (1230) ;  SIDE EFFECTS:
                                        (1231) ;    The A and X registers may be modified by this or future implementations
                                        (1232) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1233) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1234) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1235) ;    functions.
                                        (1236) ;          
                                        (1237) ;    Currently only the page pointer registers listed below are modified: 
                                        (1238) ;          CUR_PP
                                        (1239) ;
                                        (1240)  UART_bCmdLength:
                                        (1241) _UART_bCmdLength:
                                        (1242)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1243)    RAM_SETPAGE_CUR >UART_bRxCnt
                                        (1244)    mov A,  [UART_bRxCnt]
                                        (1245)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1246)    ret
                                        (1247) .ENDSECTION
                                        (1248) 
                                        (1249) 
                                        (1250) .SECTION
                                        (1251) ;-----------------------------------------------------------------------------
                                        (1252) ;  FUNCTION NAME: UART_szGetParam
                                        (1253) ;
                                        (1254) ;  DESCRIPTION:
                                        (1255) ;      Return next parameter from UART Rx buffer
                                        (1256) ;-----------------------------------------------------------------------------
                                        (1257) ;
                                        (1258) ;  ARGUMENTS:  none
                                        (1259) ;
                                        (1260) ;  RETURNS:
                                        (1261) ;     A => MSB of parameter address
                                        (1262) ;     X => LSB of parameter address
                                        (1263) ;
                                        (1264) ;  SIDE EFFECTS:
                                        (1265) ;    The A and X registers may be modified by this or future implementations
                                        (1266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1269) ;    functions.
                                        (1270) ;          
                                        (1271) ;    Currently only the page pointer registers listed below are modified: 
                                        (1272) ;          CUR_PP
                                        (1273) ;          IDX_PP
                                        (1274) ;
                                        (1275) ;     The receive string is modified by placing Null characters at the end
                                        (1276) ;     of each parameter as they are recovered.
                                        (1277) ;
                                        (1278) ;  THEORY OF OPERATION:
                                        (1279) ;     This function is a stateful generator of addresses to the "parameters"
                                        (1280) ;     of an input "Command". It scans the (optional) input buffer and breaks
                                        (1281) ;     each lexically distinct element into a null-terminated string by replacing
                                        (1282) ;     delimiters with nulls, as appropriate. The state of the generator is 
                                        (1283) ;     maintained by the private variable ptrParam, which is a buffer-relative
                                        (1284) ;     offset. The generator is initialized by a call to the function
                                        (1285) ;     UART_CmdReset which resets the entire buffer to the 'empty'
                                        (1286) ;     state. Typically this function, UART_szGetParam, is
                                        (1287) ;     not called until the buffer has been loaded with an entire command
                                        (1288) ;     (See UART_bCmdCheck).
                                        (1289) ;
                                        (1290) ;     Note, there is no special distinction between the "command" and the 
                                        (1291) ;     "parameters". The first non-delimiter character of the buffer---the first
                                        (1292) ;     character of the "command"---is also, for the purposes of this function,
                                        (1293) ;     the first "parameter" to which it returns an address.
                                        (1294) ;
                                        (1295) ;     The value of a delimiter (commonly an ascii space, 0x20 and decimal 32)
                                        (1296) ;     is determined at configuration time by a user module parameter.
                                        (1297) ;
                                        (1298)  UART_szGetParam:
                                        (1299) _UART_szGetParam:
                                        (1300)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1301)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (1302)     
                                        (1303)    RAM_SETPAGE_CUR >ptrParam
                                        (1304)    mov   A, <UART_aRxBuffer                 ; Get address to receive buffer
                                        (1305)    add   A, [ptrParam]                      ; Add string offset
                                        (1306)    mov   X, A
                                        (1307)    RAM_SETPAGE_IDX >UART_aRxBuffer
                                        (1308)    mov   A, [X]                             ; Get character pointed by X
                                        (1309)    jnz   .SkipOverDelimitersLoop            ; Null? No,  continue...
                                        (1310)    push  X                                  ;       Yes, Save LSB of current pointer
                                        (1311)    jmp   .End_GetNextParam
                                        (1312)                                             ; Check for delimiter and keep looping until
                                        (1313)                                             ; all leading delimiters have been found.
                                        (1314) .SkipOverDelimitersLoop:
                                        (1315)    cmp   A, UART_DELIMITER                  ; Do we have a delimiter?
                                        (1316)    jnz   .ParamStartFound                   ;   No,  Bingo! found a parameter
                                        (1317)    inc   X                                  ;   Yes, Increment both index and...
                                        (1318)    inc   [ptrParam]                         ;          the stored pointer.
                                        (1319)    mov   A, [X]                             ; Get character pointed by X
                                        (1320)    cmp   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; End of buffer?
                                        (1321)    jnz   .SkipOverDelimitersLoop            ;   No,  continue the scan
                                        (1322) 
                                        (1323) .EndOfString:                               ;   Yes, end of string found...
                                        (1324)    push  X                                  ;        Save ptr
                                        (1325) .TerminateString:
                                        (1326)    mov   [X], 0x00                          ; Make sure string is zero
                                        (1327)    jmp   .End_GetNextParam
                                        (1328) 
                                        (1329) .ParamStartFound:
                                        (1330)    push  X                                  ; Beginning of parameter found, save pointer
                                        (1331) 
                                        (1332) .ParamLoop:                                 ; Now loop until end of parameter found.
                                        (1333)    inc   X                                  ; Advance pointers.
                                        (1334)    inc   [ptrParam]
                                        (1335)    cmp   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; Check if we are at the end of buffer
                                        (1336)    jz    .TerminateString
                                        (1337)    mov   A, [X]                             ; Get next character
                                        (1338)    jz    .End_GetNextParam
                                        (1339)    cmp   A, UART_DELIMITER                  ; Check if we have a delimiter
                                        (1340)    jnz   .ParamLoop                         ; Still no delimiter, loop again
                                        (1341)    mov   [X], 0x00                          ; Replace delimiter with null for end of substring
                                        (1342)    inc   [ptrParam]
                                        (1343)    cmp   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; Check if we are at the end of buffer
                                        (1344)    jnz   .End_GetNextParam                  ; If not end of string leave
                                        (1345)    mov   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; Reset pointer to end of string.
                                        (1346) 
                                        (1347) .End_GetNextParam:
                                        (1348)    pop   X
                                        (1349)    push  X
                                        (1350)    cmp   [X], 0x00
                                        (1351)    jnz   .NotNullString
                                        (1352)    pop   X
                                        (1353)    mov   X, 0x00
                                        (1354)    mov   A, X
                                        (1355)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (1356)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1357)    ret
                                        (1358) 
                                        (1359) .NotNullString:
                                        (1360)    pop  X
                                        (1361)    mov  A, >UART_aRxBuffer                  ; Return pointer
                                        (1362)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (1363)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1364)    ret
                                        (1365) .ENDSECTION
                                        (1366) 
                                        (1367) 
                                        (1368) .SECTION
                                        (1369) ;-----------------------------------------------------------------------------
                                        (1370) ;  FUNCTION NAME: UART_szGetRestOfParams
                                        (1371) ;
                                        (1372) ;  DESCRIPTION:
                                        (1373) ;      Returns a pointer to the rest of the UART RX buffer
                                        (1374) ;-----------------------------------------------------------------------------
                                        (1375) ;
                                        (1376) ;  ARGUMENTS:  none
                                        (1377) ;
                                        (1378) ;  RETURNS:
                                        (1379) ;     A => MSB of parameter
                                        (1380) ;     X => LSB of parameter
                                        (1381) ;
                                        (1382) ;  SIDE EFFECTS:
                                        (1383) ;    The A and X registers may be modified by this or future implementations
                                        (1384) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1385) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1386) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1387) ;    functions.
                                        (1388) ;          
                                        (1389) ;    Currently only the page pointer registers listed below are modified: 
                                        (1390) ;          CUR_PP
                                        (1391) ;
                                        (1392)  UART_szGetRestOfParams:
                                        (1393) _UART_szGetRestOfParams:
                                        (1394)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1395)    RAM_SETPAGE_CUR >ptrParam
                                        (1396)    mov  A, <UART_aRxBuffer                  ; Get address to receive buffer
                                        (1397)    add  A, [ptrParam]                       ; Add string offset
                                        (1398)    mov  X,A
                                        (1399)    mov  A,>UART_aRxBuffer                   ; Return pointer
                                        (1400)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1401)    ret
                                        (1402) .ENDSECTION
                                        (1403) 
                                        (1404) ENDIF
                                        (1405) 
                                        (1406) 
                                        (1407) ; End of File UART.asm
FILE: lib\spimint.asm                   (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: SPIMINT.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:
                                        (0008) ;;    Interrupt handler routine for SPIM user module instance: SPIM.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "SPIM.inc"
                                        (0017) 
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) export  _SPIM_ISR
                                        (0023) 
                                        (0024) 
                                        (0025) AREA InterruptRAM (RAM,REL,CON)
                                        (0026) 
                                        (0027) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0028) ;---------------------------------------------------
                                        (0029) ; Insert your custom declarations below this banner
                                        (0030) ;---------------------------------------------------
                                        (0031) 
                                        (0032) ;------------------------
                                        (0033) ; Includes
                                        (0034) ;------------------------
                                        (0035) 
                                        (0036) 	
                                        (0037) ;------------------------
                                        (0038) ;  Constant Definitions
                                        (0039) ;------------------------
                                        (0040) 
                                        (0041) 
                                        (0042) ;------------------------
                                        (0043) ; Variable Allocation
                                        (0044) ;------------------------
                                        (0045) 
                                        (0046) 
                                        (0047) ;---------------------------------------------------
                                        (0048) ; Insert your custom declarations above this banner
                                        (0049) ;---------------------------------------------------
                                        (0050) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0051) 
                                        (0052) 
                                        (0053) AREA UserModules (ROM, REL)
                                        (0054) 
                                        (0055) ;-----------------------------------------------------------------------------
                                        (0056) ;  FUNCTION NAME: _SPIM_ISR
                                        (0057) ;
                                        (0058) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0059) ;
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;
                                        (0062) 
                                        (0063) _SPIM_ISR:
                                        (0064) 
                                        (0065)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0066)    ;---------------------------------------------------
                                        (0067)    ; Insert your custom assembly code below this banner
                                        (0068)    ;---------------------------------------------------
                                        (0069)    ;   NOTE: interrupt service routines must preserve
                                        (0070)    ;   the values of the A and X CPU registers.
                                        (0071)    
                                        (0072)    ;---------------------------------------------------
                                        (0073)    ; Insert your custom assembly code above this banner
                                        (0074)    ;---------------------------------------------------
                                        (0075)    
                                        (0076)    ;---------------------------------------------------
                                        (0077)    ; Insert a lcall to a C function below this banner
                                        (0078)    ; and un-comment the lines between these banners
                                        (0079)    ;---------------------------------------------------
                                        (0080)    
                                        (0081)    ;PRESERVE_CPU_CONTEXT
                                        (0082)    ;lcall _My_C_Function
                                        (0083)    ;RESTORE_CPU_CONTEXT
                                        (0084)    
                                        (0085)    ;---------------------------------------------------
                                        (0086)    ; Insert a lcall to a C function above this banner
                                        (0087)    ; and un-comment the lines between these banners
                                        (0088)    ;---------------------------------------------------
                                        (0089)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0090) 
06DE: 7E       RETI                     (0091)    reti
                                        (0092) 
                                        (0093) 
                                        (0094) ; end of file SPIMINT.asm
FILE: lib\spim.asm                      (0001) ;;*****************************************************************************
06DF: 43 DF 08 OR    REG[0xDF],0x8      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: SPIM.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: SPIM User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "SPIM.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export   SPIM_EnableInt
                                        (0030) export  _SPIM_EnableInt
                                        (0031) export   SPIM_DisableInt
                                        (0032) export  _SPIM_DisableInt
                                        (0033) export   SPIM_Start
                                        (0034) export  _SPIM_Start
                                        (0035) export   SPIM_Stop
                                        (0036) export  _SPIM_Stop
                                        (0037) export   SPIM_SendTxData
                                        (0038) export  _SPIM_SendTxData
                                        (0039) export   SPIM_bReadRxData
                                        (0040) export  _SPIM_bReadRxData
                                        (0041) export   SPIM_bReadStatus
                                        (0042) export  _SPIM_bReadStatus
                                        (0043) 
                                        (0044) // These globals will be removed in a future release
                                        (0045) // Do not use
                                        (0046) export   bSPIM_ReadRxData
                                        (0047) export  _bSPIM_ReadRxData
                                        (0048) export   bSPIM_ReadStatus
                                        (0049) export  _bSPIM_ReadStatus
                                        (0050) 
                                        (0051) ;-----------------------------------------------
                                        (0052) ;  Constant Definitions
                                        (0053) ;-----------------------------------------------
                                        (0054) bfCONTROL_REG_START_BIT:   equ   1     ; Control register start bit
                                        (0055) 
                                        (0056) 
                                        (0057) area UserModules (ROM, REL)
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: SPIM_EnableInt
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Enables the SPIM interrupt by setting the interrupt enable mask
                                        (0065) ;     bit associated with this User Module.
                                        (0066) ;
                                        (0067) ;     NOTE:  Remember to enable the global interrupt by calling the
                                        (0068) ;           M8C global macro: M8C_EnableGInt
                                        (0069) ;
                                        (0070) ;-----------------------------------------------------------------------------
                                        (0071) ;
                                        (0072) ;  ARGUMENTS:  none
                                        (0073) ;
                                        (0074) ;  RETURNS:  none
                                        (0075) ;
                                        (0076) ;  SIDE EFFECTS: 
                                        (0077) ;    The A and X registers may be modified by this or future implementations
                                        (0078) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0079) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0080) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0081) ;    functions.
                                        (0082) ;
                                        (0083) ;  THEORY of OPERATION or PROCEDURE:
                                        (0084) ;     Sets the specific user module interrupt enable mask bit.
                                        (0085) ;
                                        (0086)  SPIM_EnableInt:
                                        (0087) _SPIM_EnableInt:
                                        (0088)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0089)    M8C_EnableIntMask SPIM_INT_REG, SPIM_bINT_MASK
                                        (0090)    RAM_EPILOGUE RAM_USE_CLASS_1
06E2: 7F       RET                      (0091)    ret
06E3: 41 DF F7 AND   REG[0xDF],0xF7     
                                        (0092) 
                                        (0093) .ENDSECTION
                                        (0094) 
                                        (0095) .SECTION
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;  FUNCTION NAME: SPIM_DisableInt
                                        (0098) ;
                                        (0099) ;  DESCRIPTION:
                                        (0100) ;     Disables this SPIM's interrupt by clearing the interrupt enable mask bit
                                        (0101) ;     associated with this User Module.
                                        (0102) ;
                                        (0103) ;-----------------------------------------------------------------------------
                                        (0104) ;
                                        (0105) ;  ARGUMENTS:  none
                                        (0106) ;
                                        (0107) ;  RETURNS:  none
                                        (0108) ;
                                        (0109) ;  SIDE EFFECTS: 
                                        (0110) ;    The A and X registers may be modified by this or future implementations
                                        (0111) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0112) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0113) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0114) ;    functions.
                                        (0115) ;
                                        (0116) ;  THEORY of OPERATION or PROCEDURE:
                                        (0117) ;     Clears the specific user module interrupt enable mask bit.
                                        (0118) ;
                                        (0119)  SPIM_DisableInt:
                                        (0120) _SPIM_DisableInt:
                                        (0121)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0122)    M8C_DisableIntMask SPIM_INT_REG, SPIM_bINT_MASK
                                        (0123)    RAM_EPILOGUE RAM_USE_CLASS_1
06E6: 7F       RET                      (0124)    ret
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: SPIM_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit, SPI mode, and LSB/MSB first configuration of the SPIM
                                        (0134) ;     user module.
                                        (0135) ;
                                        (0136) ;     Transmission will begin transmitting when a byte is written into the TX buffer
                                        (0137) ;     using the SPIM_SendTxData function.
                                        (0138) ;
                                        (0139) ;-----------------------------------------------------------------------------
                                        (0140) ;
                                        (0141) ;  ARGUMENTS:
                                        (0142) ;     BYTE bConfiguration - Consists of SPI Mode and LSB/MSB first bit.
                                        (0143) ;           Use defined masks - masks can be OR'd together.
                                        (0144) ;     PASSED in Accumulator.
                                        (0145) ;
                                        (0146) ;  RETURNS:  none
                                        (0147) ;
                                        (0148) ;  SIDE EFFECTS: 
                                        (0149) ;    The A and X registers may be modified by this or future implementations
                                        (0150) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0151) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0152) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0153) ;    functions.
                                        (0154) ;
                                        (0155) ;  THEORY of OPERATION or PROCEDURE:
                                        (0156) ;     1) Set all Slave Select outputs high
                                        (0157) ;     2) Set the specified SPI configuration bits in the Control register.
                                        (0158) ;
                                        (0159)  SPIM_Start:
                                        (0160) _SPIM_Start:
                                        (0161)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0162)    ; setup the SPIM configuration setting
06E7: 29 01    OR    A,0x1              (0163)    or    A, bfCONTROL_REG_START_BIT
06E9: 60 4F    MOV   REG[0x4F],A        (0164)    mov   REG[SPIM_CONTROL_REG], A
                                        (0165)    RAM_EPILOGUE RAM_USE_CLASS_1
06EB: 7F       RET                      (0166)    ret
                                        (0167) 
                                        (0168) .ENDSECTION
                                        (0169) 
                                        (0170) .SECTION
                                        (0171) ;-----------------------------------------------------------------------------
                                        (0172) ;  FUNCTION NAME: SPIM_Stop
                                        (0173) ;
                                        (0174) ;  DESCRIPTION:
                                        (0175) ;     Disables SPIM operation.
                                        (0176) ;
                                        (0177) ;-----------------------------------------------------------------------------
                                        (0178) ;
                                        (0179) ;  ARGUMENTS:  none
                                        (0180) ;
                                        (0181) ;  RETURNS:  none
                                        (0182) ;
                                        (0183) ;  SIDE EFFECTS: 
                                        (0184) ;    The A and X registers may be modified by this or future implementations
                                        (0185) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0186) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0187) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0188) ;    functions.
                                        (0189) ;
                                        (0190) ;  THEORY of OPERATION or PROCEDURE:
                                        (0191) ;     Clear the start bit in the Control register.
                                        (0192) ;
                                        (0193)  SPIM_Stop:
                                        (0194) _SPIM_Stop:
                                        (0195)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0196)    ; clear the SPIM stop bits
06EC: 41 4F FE AND   REG[0x4F],0xFE     (0197)    and   REG[SPIM_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0198)    RAM_EPILOGUE RAM_USE_CLASS_1
06EF: 7F       RET                      (0199)    ret
                                        (0200) 
                                        (0201) .ENDSECTION
                                        (0202) 
                                        (0203) .SECTION
                                        (0204) ;-----------------------------------------------------------------------------
                                        (0205) ;  FUNCTION NAME: SPIM_SendTxData
                                        (0206) ;
                                        (0207) ;  DESCRIPTION:
                                        (0208) ;     Initiates an SPI data transfer.
                                        (0209) ;
                                        (0210) ;-----------------------------------------------------------------------------
                                        (0211) ;
                                        (0212) ;  ARGUMENTS:
                                        (0213) ;     BYTE  bTxData - data to transmit.
                                        (0214) ;        Passed in Accumulator.
                                        (0215) ;
                                        (0216) ;  RETURNS:  none
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS: 
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;
                                        (0225) ;  THEORY of OPERATION or PROCEDURE:
                                        (0226) ;     Writes data to the TX buffer register.
                                        (0227) ;
                                        (0228)  SPIM_SendTxData:
                                        (0229) _SPIM_SendTxData:
                                        (0230)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0231)    ; Transmit the data!
06F0: 60 4D    MOV   REG[0x4D],A        (0232)    mov REG[SPIM_TX_BUFFER_REG], A
                                        (0233)    RAM_EPILOGUE RAM_USE_CLASS_1
06F2: 7F       RET                      (0234)    ret
                                        (0235) 
                                        (0236) .ENDSECTION
                                        (0237) 
                                        (0238) .SECTION
                                        (0239) ;-----------------------------------------------------------------------------
                                        (0240) ;  FUNCTION NAME: SPIM_bReadRxData
                                        (0241) ;
                                        (0242) ;  DESCRIPTION:
                                        (0243) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0244) ;     sure data is valid.
                                        (0245) ;
                                        (0246) ;-----------------------------------------------------------------------------
                                        (0247) ;
                                        (0248) ;  ARGUMENTS:  none
                                        (0249) ;
                                        (0250) ;  RETURNS:
                                        (0251) ;     bRxData - returned in A.
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS: 
                                        (0254) ;    The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260) ;  THEORY of OPERATION or PROCEDURE:
                                        (0261) ;
                                        (0262)  SPIM_bReadRxData:
                                        (0263) _SPIM_bReadRxData:
                                        (0264)  bSPIM_ReadRxData:
                                        (0265) _bSPIM_ReadRxData:
                                        (0266)    RAM_PROLOGUE RAM_USE_CLASS_1
06F3: 5D 4E    MOV   A,REG[0x4E]        (0267)    mov A, REG[SPIM_RX_BUFFER_REG]
                                        (0268)    RAM_EPILOGUE RAM_USE_CLASS_1   
06F5: 7F       RET                      (0269)    ret
                                        (0270) 
                                        (0271) 
                                        (0272) .ENDSECTION
                                        (0273) 
                                        (0274) .SECTION
                                        (0275) ;-----------------------------------------------------------------------------
                                        (0276) ;  FUNCTION NAME: SPIM_ReadStatus
                                        (0277) ;
                                        (0278) ;  DESCRIPTION:
                                        (0279) ;     Reads the SPIM Status bits in the Control/Status register.
                                        (0280) ;
                                        (0281) ;-----------------------------------------------------------------------------
                                        (0282) ;
                                        (0283) ;  ARGUMENTS:  none
                                        (0284) ;
                                        (0285) ;  RETURNS:
                                        (0286) ;     BYTE  bStatus - transmit status data.  Use the defined bit masks.
                                        (0287) ;        Returned in Accumulator.
                                        (0288) ;
                                        (0289) ;  SIDE EFFECTS: 
                                        (0290) ;    The A and X registers may be modified by this or future implementations
                                        (0291) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0292) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0293) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0294) ;    functions.
                                        (0295) ;
                                        (0296) ;  THEORY of OPERATION or PROCEDURE:
                                        (0297) ;     Read the status and control register.
                                        (0298) ;
                                        (0299)  SPIM_bReadStatus:
                                        (0300) _SPIM_bReadStatus:
                                        (0301)  bSPIM_ReadStatus:
                                        (0302) _bSPIM_ReadStatus:
                                        (0303)    RAM_PROLOGUE RAM_USE_CLASS_1
06F6: 5D 4F    MOV   A,REG[0x4F]        (0304)    mov A,  REG[SPIM_CONTROL_REG]
                                        (0305)    RAM_EPILOGUE RAM_USE_CLASS_1   
06F8: 7F       RET                      (0306)    ret
                                        (0307) 
                                        (0308) .ENDSECTION
                                        (0309) 
                                        (0310) ; End of File SPIM.asm
FILE: lib\sleeptimerint.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   SleepTimerINT.asm
                                        (0004) ;;  Version: 1.0, Updated on 2015/3/4 at 22:26:59
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  SleepTimer Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "SleepTimer.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "m8c.inc"
                                        (0016) 
                                        (0017) ;-----------------------------------------------
                                        (0018) ;  Global Symbols
                                        (0019) ;-----------------------------------------------
                                        (0020) export  _SleepTimer_ISR
                                        (0021) 
                                        (0022) 
                                        (0023) export  SleepTimer_fTick
                                        (0024) export _SleepTimer_fTick
                                        (0025) export  SleepTimer_bTimerValue
                                        (0026) export _SleepTimer_bTimerValue
                                        (0027) export  SleepTimer_bCountDown
                                        (0028) export _SleepTimer_bCountDown
                                        (0029) export  SleepTimer_TickCount
                                        (0030) export _SleepTimer_TickCount
                                        (0031) 
                                        (0032) ;-----------------------------------------------
                                        (0033) ; Variable Allocation
                                        (0034) ;-----------------------------------------------
                                        (0035) AREA InterruptRAM (RAM, REL, CON)
                                        (0036) 
                                        (0037)  SleepTimer_fTick:
                                        (0038) _SleepTimer_fTick:        BLK  1
                                        (0039) 
                                        (0040)  SleepTimer_bTimerValue:
                                        (0041) _SleepTimer_bTimerValue:  BLK  1
                                        (0042) 
                                        (0043)  SleepTimer_bCountDown:
                                        (0044) _SleepTimer_bCountDown:   BLK  1
                                        (0045) 
                                        (0046)  SleepTimer_TickCount:
                                        (0047) _SleepTimer_TickCount:    BLK  SleepTimer_TICK_CNTR_SIZE
                                        (0048) 
                                        (0049) 
                                        (0050) 
                                        (0051) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0052) ;---------------------------------------------------
                                        (0053) ; Insert your custom declarations below this banner
                                        (0054) ;---------------------------------------------------
                                        (0055) 
                                        (0056) ;------------------------
                                        (0057) ;  Includes
                                        (0058) ;------------------------
                                        (0059) 
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL, CON)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _SleepTimer_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;      interrupt handler for instance SleepTimer.
                                        (0084) ;
                                        (0085) ;     This is a place holder function.  If the user requires use of an interrupt
                                        (0086) ;     handler for this function, then place code where specified.
                                        (0087) ;-----------------------------------------------------------------------------
                                        (0088) 
                                        (0089) _SleepTimer_ISR:
                                        (0090) 
06F9: 2E 00 01 OR    [0x0],0x1          (0091)    or   [SleepTimer_fTick],0x01           ; Set tick flag
                                        (0092)  
                                        (0093)                                                 ; Decrement CountDown (Sync counter)
06FC: 47 02 FF TST   [0x2],0xFF         (0094)    tst  [SleepTimer_bCountDown],0xFF
06FF: A0 03    JZ    0x0703             (0095)    jz   .DoTimer
0701: 7A 02    DEC   [0x2]              (0096)    dec  [SleepTimer_bCountDown]
                                        (0097) 
                                        (0098) .DoTimer:                                       ; Decrement TimerValue, if required
0703: 47 01 FF TST   [0x1],0xFF         (0099)    tst  [SleepTimer_bTimerValue],0xFF
0706: A0 03    JZ    0x070A             (0100)    jz   .IncBigCounter
0708: 7A 01    DEC   [0x1]              (0101)    dec  [SleepTimer_bTimerValue]
                                        (0102) 
                                        (0103) .IncBigCounter:                                 ; Increment big tick counter
                                        (0104) IF (SleepTimer_TICK_CNTR_SIZE & 0x04)
                                        (0105)    inc  [SleepTimer_TickCount+3]
                                        (0106)    jnc  SleepTimer_SLEEP_ISR_END
                                        (0107) 
                                        (0108)    inc  [SleepTimer_TickCount+2]
                                        (0109)    jnc  SleepTimer_SLEEP_ISR_END
                                        (0110) ENDIF
                                        (0111) 
                                        (0112) IF (SleepTimer_TICK_CNTR_SIZE & (0x04|0x02))
                                        (0113)    inc  [SleepTimer_TickCount+1]
                                        (0114)    jnc  SleepTimer_SLEEP_ISR_END
                                        (0115) ENDIF
                                        (0116) 
070A: 76 03    INC   [0x3]              (0117)    inc  [SleepTimer_TickCount+0]
                                        (0118) 
                                        (0119) SleepTimer_SLEEP_ISR_END:
                                        (0120) 
                                        (0121)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0122)    ;---------------------------------------------------
                                        (0123)    ; Insert your custom assembly code below this banner
                                        (0124)    ;---------------------------------------------------
                                        (0125)    ;   NOTE: interrupt service routines must preserve
                                        (0126)    ;   the values of the A and X CPU registers.
                                        (0127)    
                                        (0128)    ;---------------------------------------------------
                                        (0129)    ; Insert your custom assembly code above this banner
                                        (0130)    ;---------------------------------------------------
                                        (0131)    
                                        (0132)    ;---------------------------------------------------
                                        (0133)    ; Insert a lcall to a C function below this banner
                                        (0134)    ; and un-comment the lines between these banners
                                        (0135)    ;---------------------------------------------------
                                        (0136)    
                                        (0137)    ;PRESERVE_CPU_CONTEXT
                                        (0138)    ;lcall _My_C_Function
                                        (0139)    ;RESTORE_CPU_CONTEXT
                                        (0140)    
                                        (0141)    ;---------------------------------------------------
                                        (0142)    ; Insert a lcall to a C function above this banner
                                        (0143)    ; and un-comment the lines between these banners
                                        (0144)    ;---------------------------------------------------
                                        (0145)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0146) 
070C: 7E       RETI                     (0147)    reti
                                        (0148) 
                                        (0149) ; end of file SleepTimerINT.asm
                                        (0150) 
FILE: lib\sleeptimer.asm                (0001) ;;*****************************************************************************
070D: 43 E0 40 OR    REG[0xE0],0x40     (0002) ;;*****************************************************************************
                                        (0003) ;;  Filename:   SleepTimer.asm
                                        (0004) ;;  Version: 1.0, Updated on 2015/3/4 at 22:26:59
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  SleepTimer User Module software implementation file for the
                                        (0008) ;;                22/24/27/29xxx families.
                                        (0009) ;;
                                        (0010) ;;
                                        (0011) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0012) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0013) ;;        This means it is the caller's responsibility to preserve any values
                                        (0014) ;;        in the X and A registers that are still needed after the API functions
                                        (0015) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0016) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0017) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0018) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0019) ;;-----------------------------------------------------------------------------
                                        (0020) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0021) ;;*****************************************************************************
                                        (0022) ;;*****************************************************************************
                                        (0023) 
                                        (0024) 
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "SleepTimer.inc"
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ;  Global Symbols
                                        (0031) ;-----------------------------------------------
                                        (0032) ;-------------------------------------------------------------------
                                        (0033) ;  Declare the functions global for both assembler and C compiler.
                                        (0034) ;
                                        (0035) ;  Note that there are two names for each API. First name is
                                        (0036) ;  assembler reference. Name with underscore is name reference for
                                        (0037) ;  C compiler.  Calling function in C source code does not require
                                        (0038) ;  the underscore.
                                        (0039) ;-------------------------------------------------------------------
                                        (0040) export  SleepTimer_EnableInt
                                        (0041) export _SleepTimer_EnableInt
                                        (0042) export  SleepTimer_DisableInt
                                        (0043) export _SleepTimer_DisableInt
                                        (0044) 
                                        (0045) export  SleepTimer_Start
                                        (0046) export _SleepTimer_Start
                                        (0047) export  SleepTimer_Stop
                                        (0048) export _SleepTimer_Stop
                                        (0049) 
                                        (0050) export  SleepTimer_TickWait
                                        (0051) export _SleepTimer_TickWait
                                        (0052) 
                                        (0053) export  SleepTimer_SyncWait
                                        (0054) export _SleepTimer_SyncWait
                                        (0055) 
                                        (0056) export  SleepTimer_SetInterval
                                        (0057) export _SleepTimer_SetInterval
                                        (0058) 	
                                        (0059) export  SleepTimer_bGetTickCntr
                                        (0060) export _SleepTimer_bGetTickCntr
                                        (0061) 
                                        (0062) export  SleepTimer_SetTimer
                                        (0063) export _SleepTimer_SetTimer
                                        (0064) 
                                        (0065) export  SleepTimer_bGetTimer
                                        (0066) export _SleepTimer_bGetTimer
                                        (0067) 
                                        (0068) IF(SleepTimer_TICK_CNTR_SIZE & (4|2))
                                        (0069) export  SleepTimer_iGetTickCntr
                                        (0070) export _SleepTimer_iGetTickCntr
                                        (0071) ENDIF
                                        (0072) 
                                        (0073) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0074) export  SleepTimer_lGetTickCntr
                                        (0075) export _SleepTimer_lGetTickCntr
                                        (0076) ENDIF
                                        (0077) 
                                        (0078) 
                                        (0079) area text (ROM,REL)
                                        (0080) 
                                        (0081) ;-----------------------------------------------
                                        (0082) ;  EQUATES
                                        (0083) ;-----------------------------------------------
                                        (0084) 
                                        (0085) ; Counter LSB Offset if 4 byte tick counter
                                        (0086) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0087) ST_LSB_OFFSET:   equ  3
                                        (0088) ENDIF
                                        (0089) 
                                        (0090) ; Counter LSB Offset if 2 byte tick counter
                                        (0091) IF(SleepTimer_TICK_CNTR_SIZE & 2)
                                        (0092) ST_LSB_OFFSET:   equ  1
                                        (0093) ENDIF
                                        (0094) 
                                        (0095) ; Counter LSB Offset if 1 byte tick counter
                                        (0096) IF(SleepTimer_TICK_CNTR_SIZE & 1)
                                        (0097) ST_LSB_OFFSET:   equ  0
                                        (0098) ENDIF
                                        (0099) 
                                        (0100) 
                                        (0101) area UserModules (ROM, REL, CON)
                                        (0102) 
                                        (0103) ;=============================================================================
                                        (0104) ;=============================================================================
                                        (0105) ;
                                        (0106) ;     Low-Level Commands
                                        (0107) ;
                                        (0108) ;=============================================================================
                                        (0109) ;=============================================================================
                                        (0110) 
                                        (0111) .SECTION
                                        (0112) ;-----------------------------------------------------------------------------
                                        (0113) ;  FUNCTION NAME: SleepTimer_EnableInt
                                        (0114) ;
                                        (0115) ;  DESCRIPTION:
                                        (0116) ;     Enables SleepTimer interrupts.
                                        (0117) ;-----------------------------------------------------------------------------
                                        (0118) ;
                                        (0119) ;  ARGUMENTS:
                                        (0120) ;     none.
                                        (0121) ;
                                        (0122) ;  RETURNS:
                                        (0123) ;     none.
                                        (0124) ;
                                        (0125) ;  SIDE EFFECTS:
                                        (0126) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0127) ;
                                        (0128) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0129) ;
                                        (0130)  SleepTimer_EnableInt:
                                        (0131) _SleepTimer_EnableInt:
                                        (0132)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0133)    M8C_EnableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0134)    RAM_EPILOGUE RAM_USE_CLASS_1
0710: 7F       RET                      (0135)    ret
0711: 41 E0 BF AND   REG[0xE0],0xBF     
                                        (0136) .ENDSECTION
                                        (0137) 
                                        (0138)     
                                        (0139) .SECTION
                                        (0140) ;-----------------------------------------------------------------------------
                                        (0141) ;  FUNCTION NAME: SleepTimer_DisableInt
                                        (0142) ;
                                        (0143) ;  DESCRIPTION:
                                        (0144) ;     Disables the sleep timer. 
                                        (0145) ;
                                        (0146) ;-----------------------------------------------------------------------------
                                        (0147) ;
                                        (0148) ;  ARGUMENTS:
                                        (0149) ;     none.
                                        (0150) ;
                                        (0151) ;  RETURNS:
                                        (0152) ;     none.
                                        (0153) ;
                                        (0154) ;  SIDE EFFECTS:
                                        (0155) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0156) ;
                                        (0157) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0158) ;
                                        (0159)  SleepTimer_DisableInt:
                                        (0160) _SleepTimer_DisableInt:
                                        (0161)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0162)    M8C_DisableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0163)    RAM_EPILOGUE RAM_USE_CLASS_1
0714: 7F       RET                      (0164)    ret
0715: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0165) .ENDSECTION
                                        (0166) 
                                        (0167) 
                                        (0168) .SECTION
                                        (0169) ;-----------------------------------------------------------------------------
                                        (0170) ;  FUNCTION NAME: SleepTimer_Start()
                                        (0171) ;
                                        (0172) ;  DESCRIPTION:
                                        (0173) ;     Clears all the variables.  
                                        (0174) ;-----------------------------------------------------------------------------
                                        (0175) ;
                                        (0176) ;  ARGUMENTS:
                                        (0177) ;      none
                                        (0178) ;
                                        (0179) ;  RETURNS:
                                        (0180) ;     none.
                                        (0181) ;
                                        (0182) ;  SIDE EFFECTS;    
                                        (0183) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0184) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0185) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0186) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0187) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0188) ;          
                                        (0189) ;    Page Pointer Registers Modified: 
                                        (0190) ;          CUR_PP
                                        (0191) ;
                                        (0192) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0193) ;
                                        (0194)  SleepTimer_Start:
                                        (0195) _SleepTimer_Start:
                                        (0196)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0197)    RAM_SETPAGE_CUR >SleepTimer_fTick      
0718: 50 00    MOV   A,0x0              (0198)    mov  A,0
071A: 53 00    MOV   [0x0],A            (0199)    mov  [SleepTimer_fTick],A
071C: 53 01    MOV   [0x1],A            (0200)    mov  [SleepTimer_bTimerValue],A
071E: 53 02    MOV   [0x2],A            (0201)    mov  [SleepTimer_bCountDown],A
0720: 53 03    MOV   [0x3],A            (0202)    mov  [SleepTimer_TickCount + ST_LSB_OFFSET],A        ; Clear TickCount[0:7]
                                        (0203) IF(SleepTimer_TICK_CNTR_SIZE & (4|2))
                                        (0204)    mov  [SleepTimer_TickCount + ST_LSB_OFFSET - 1],A    ; Clear TickCount[8:15]
                                        (0205) ENDIF
                                        (0206) 
                                        (0207) 
                                        (0208) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0209)    mov   [SleepTimer_TickCount + ST_LSB_OFFSET - 2],A    ; Clear TickCount[16:31]
                                        (0210)    mov   [SleepTimer_TickCount + ST_LSB_OFFSET - 3],A    
                                        (0211) ENDIF
                                        (0212) 
                                        (0213) 
                                        (0214)    RAM_EPILOGUE RAM_USE_CLASS_4
0722: 7F       RET                      (0215)    ret
                                        (0216) .ENDSECTION
                                        (0217) 
                                        (0218) 
                                        (0219) .SECTION
                                        (0220) ;-----------------------------------------------------------------------------
                                        (0221) ;  FUNCTION NAME: SleepTimer_Stop
                                        (0222) ;
                                        (0223) ;  DESCRIPTION:
                                        (0224) ;   This function does nothing at this time.  It is only here as a place 
                                        (0225) ;   holder.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;
                                        (0228) ;  ARGUMENTS:
                                        (0229) ;     none.
                                        (0230) ;
                                        (0231) ;  RETURNS:
                                        (0232) ;     none.
                                        (0233) ;
                                        (0234) ;  SIDE EFFECTS:
                                        (0235) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0236) ;
                                        (0237) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0238) ;
                                        (0239)  SleepTimer_Stop:
                                        (0240) _SleepTimer_Stop:
                                        (0241)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0242)    RAM_EPILOGUE RAM_USE_CLASS_1
0723: 7F       RET                      (0243)    ret
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: SleepTimer_SetInterval
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Sets sleep timer interval
                                        (0252) ;
                                        (0253) ;-----------------------------------------------------------------------------
                                        (0254) ;
                                        (0255) ;  ARGUMENTS:
                                        (0256) ;     A <= Timer setting
                                        (0257) ;
                                        (0258) ;  RETURNS:
                                        (0259) ;     none.
                                        (0260) ;
                                        (0261) ;  SIDE EFFECTS:
                                        (0262) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0263) ;
                                        (0264) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0265) ;
                                        (0266)  SleepTimer_SetInterval:
                                        (0267) _SleepTimer_SetInterval:
                                        (0268)    RAM_PROLOGUE RAM_USE_CLASS_2
0724: 21 18    AND   A,0x18             (0269)    and  A,SleepTimer_CLOCK_MASK               ; Mask off invalid data
0726: 4F       MOV   X,SP               (0270)    mov  X, SP
0727: 08       PUSH  A                  (0271)    push A
0728: 71 10    OR    F,0x10             
                                        (0272)    M8C_SetBank1
072A: 5D E0    MOV   A,REG[0xE0]        (0273)    mov  A, reg[OSC_CR0]                  ; Get current timer value
072C: 21 E7    AND   A,0xE7             (0274)    and  A,~SleepTimer_CLOCK_MASK   ; Zero out old timer value
072E: 2B 00    OR    A,[X+0]            (0275)    or   A, [X]                           ; Set new timer values
0730: 60 E0    MOV   REG[0xE0],A        (0276)    mov  reg[OSC_CR0],A                   ; Write it
0732: 70 EF    AND   F,0xEF             
                                        (0277)    M8C_SetBank0
0734: 18       POP   A                  (0278)    pop  A
0735: 70 3F    AND   F,0x3F             
0737: 71 C0    OR    F,0xC0             
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_2
0739: 7F       RET                      (0280)    ret
073A: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0281) .ENDSECTION
                                        (0282) 
                                        (0283) 
                                        (0284) .SECTION
                                        (0285) ;-----------------------------------------------------------------------------
                                        (0286) ;  FUNCTION NAME: SleepTimer_TickWait(BYTE bTicks)
                                        (0287) ;
                                        (0288) ;  DESCRIPTION:
                                        (0289) ;     Wait X Ticks and return
                                        (0290) ;
                                        (0291) ;-----------------------------------------------------------------------------
                                        (0292) ;
                                        (0293) ;  ARGUMENTS:
                                        (0294) ;     A <= Count down time
                                        (0295) ;
                                        (0296) ;  RETURNS:
                                        (0297) ;     none.
                                        (0298) ;
                                        (0299) ;  SIDE EFFECTS;    
                                        (0300) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0301) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0302) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0303) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0304) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0305) ;          
                                        (0306) ;    Page Pointer Registers Modified: 
                                        (0307) ;          CUR_PP
                                        (0308) ;
                                        (0309) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0310) ;
                                        (0311)  SleepTimer_TickWait:
                                        (0312) _SleepTimer_TickWait:
                                        (0313)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0314)    RAM_SETPAGE_CUR >SleepTimer_fTick      
073D: 55 00 00 MOV   [0x0],0x0          (0315)    mov   [SleepTimer_fTick],0x00          ; Clear tick flag
                                        (0316) 
                                        (0317) .WaitTick:
0740: 47 00 FF TST   [0x0],0xFF         (0318)    tst   [SleepTimer_fTick],0xFF          ; Check for tick 
0743: AF FC    JZ    0x0740             (0319)    jz    .WaitTick
0745: 55 00 00 MOV   [0x0],0x0          (0320)    mov   [SleepTimer_fTick],0x00          ; Clear tick flag
0748: 78       DEC   A                  (0321)    dec   A                                      ; Dec the timer variable
0749: BF F6    JNZ   0x0740             (0322)    jnz   .WaitTick                              ; Loop until we count down to zero
                                        (0323) 
                                        (0324)    RAM_EPILOGUE RAM_USE_CLASS_4
074B: 7F       RET                      (0325)    ret
074C: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0326) .ENDSECTION
                                        (0327) 
                                        (0328) 
                                        (0329) .SECTION
                                        (0330) ;-----------------------------------------------------------------------------
                                        (0331) ;  FUNCTION NAME: SleepTimer_SyncWait(BYTE bCounts, BYTE fMode)
                                        (0332) ;
                                        (0333) ;  DESCRIPTION:
                                        (0334) ;     This function resets the SyncWait timer.  If fMode = 0, the timer
                                        (0335) ;     is set to the new value then exits the function immediatly.  If fMode
                                        (0336) ;     is set to 1, the firmware waits for the timer to expire before the
                                        (0337) ;     timer is reset and and exits.
                                        (0338) ;
                                        (0339) ;-----------------------------------------------------------------------------
                                        (0340) ;
                                        (0341) ;  ARGUMENTS:
                                        (0342) ;     A <= tCounts to wait
                                        (0343) ;     X <= fMode    fMode = 0  Just reload the value, do not wait
                                        (0344) ;                   fMode = 1  Wait for last value to count down to zero
                                        (0345) ;                              then reload.
                                        (0346) ;
                                        (0347) ;  RETURNS:
                                        (0348) ;     none.
                                        (0349) ;
                                        (0350) ;  SIDE EFFECTS;    
                                        (0351) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0352) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0353) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0354) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0355) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0356) ;          
                                        (0357) ;    Page Pointer Registers Modified: 
                                        (0358) ;          CUR_PP
                                        (0359) ;
                                        (0360) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0361) ;
                                        (0362)  SleepTimer_SyncWait:
                                        (0363) _SleepTimer_SyncWait:
                                        (0364)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0365)    RAM_SETPAGE_CUR >SleepTimer_bCountDown
074F: 4B       SWAP  A,X                (0366)    swap  A,X
0750: 21 01    AND   A,0x1              (0367)    AND   A,SleepTimer_FORCE_RELOAD
0752: B0 06    JNZ   0x0759             (0368)    jnz   .ReloadIt
                                        (0369) 
                                        (0370) .WaitLoop:
0754: 47 02 FF TST   [0x2],0xFF         (0371)    tst   [SleepTimer_bCountDown],0xFF
0757: BF FC    JNZ   0x0754             (0372)    jnz   .WaitLoop
                                        (0373) 
                                        (0374) 
                                        (0375) .ReloadIt:
0759: 4B       SWAP  A,X                (0376)    swap  A,X
075A: 53 02    MOV   [0x2],A            (0377)    mov   [SleepTimer_bCountDown],A 
                                        (0378) 
                                        (0379)    RAM_EPILOGUE RAM_USE_CLASS_4
075C: 7F       RET                      (0380)    ret
075D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0381) .ENDSECTION
                                        (0382) 
                                        (0383) 
                                        (0384) 
                                        (0385) .SECTION
                                        (0386) ;-----------------------------------------------------------------------------
                                        (0387) ;  FUNCTION NAME: SleepTimer_bGetTickCntr
                                        (0388) ;
                                        (0389) ;  DESCRIPTION:
                                        (0390) ;     Returns the LSB of the tick Counter
                                        (0391) ;
                                        (0392) ;-----------------------------------------------------------------------------
                                        (0393) ;
                                        (0394) ;  ARGUMENTS:
                                        (0395) ;     none
                                        (0396) ;
                                        (0397) ;  RETURNS:
                                        (0398) ;     LSB of lTickCount
                                        (0399) ;
                                        (0400) ;  SIDE EFFECTS;    
                                        (0401) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0402) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0403) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0404) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0405) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0406) ;          
                                        (0407) ;    Page Pointer Registers Modified: 
                                        (0408) ;          CUR_PP
                                        (0409) ;
                                        (0410) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0411) ;
                                        (0412)  SleepTimer_bGetTickCntr:
                                        (0413) _SleepTimer_bGetTickCntr:
                                        (0414)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0415)    RAM_SETPAGE_CUR >SleepTimer_TickCount
0760: 51 03    MOV   A,[0x3]            (0416)    mov   A,[SleepTimer_TickCount + ST_LSB_OFFSET]
                                        (0417)    RAM_EPILOGUE RAM_USE_CLASS_4
0762: 7F       RET                      (0418)    ret
0763: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: SleepTimer_SetTimer
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;     Set timer with parameter in A
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     A => Value used to set Timer value
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;     None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS;    
                                        (0437) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0438) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0439) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0440) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0441) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0442) ;          
                                        (0443) ;    Page Pointer Registers Modified: 
                                        (0444) ;          CUR_PP
                                        (0445) ;
                                        (0446) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0447) ;
                                        (0448)  SleepTimer_SetTimer:
                                        (0449) _SleepTimer_SetTimer:
                                        (0450)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0451)    RAM_SETPAGE_CUR >SleepTimer_TickCount
0766: 53 01    MOV   [0x1],A            (0452)    mov   [SleepTimer_bTimerValue],A
                                        (0453)    RAM_EPILOGUE RAM_USE_CLASS_4
0768: 7F       RET                      (0454)    ret
0769: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0455) .ENDSECTION
                                        (0456) 
                                        (0457) .SECTION
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;  FUNCTION NAME: SleepTimer_bGetTimer
                                        (0460) ;
                                        (0461) ;  DESCRIPTION:
                                        (0462) ;     Returns timer value in A
                                        (0463) ;
                                        (0464) ;-----------------------------------------------------------------------------
                                        (0465) ;
                                        (0466) ;  ARGUMENTS:
                                        (0467) ;     None
                                        (0468) ;
                                        (0469) ;  RETURNS:
                                        (0470) ;     Return timer value in A
                                        (0471) ;
                                        (0472) ;  SIDE EFFECTS;    
                                        (0473) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0474) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0475) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0476) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0477) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0478) ;          
                                        (0479) ;    Page Pointer Registers Modified: 
                                        (0480) ;          CUR_PP
                                        (0481) ;
                                        (0482) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0483) ;
                                        (0484)  SleepTimer_bGetTimer:
                                        (0485) _SleepTimer_bGetTimer:
                                        (0486)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0487)    RAM_SETPAGE_CUR >SleepTimer_TickCount
076C: 51 01    MOV   A,[0x1]            (0488)    mov   A,[SleepTimer_bTimerValue]
                                        (0489)    RAM_EPILOGUE RAM_USE_CLASS_4
076E: 7F       RET                      (0490)    ret
                                        (0491) .ENDSECTION
                                        (0492) 
                                        (0493) IF(SleepTimer_TICK_CNTR_SIZE & (4|2))
                                        (0494) .SECTION
                                        (0495) ;-----------------------------------------------------------------------------
                                        (0496) ;  FUNCTION NAME: SleepTimer_iGetTickCntr
                                        (0497) ;
                                        (0498) ;  DESCRIPTION:
                                        (0499) ;     Returns the least significant 16 bits.
                                        (0500) ;
                                        (0501) ;-----------------------------------------------------------------------------
                                        (0502) ;
                                        (0503) ;  ARGUMENTS:
                                        (0504) ;     none
                                        (0505) ;
                                        (0506) ;  RETURNS:
                                        (0507) ;     (int)TickCount in A and X  
                                        (0508) ;     X  <= MSB
                                        (0509) ;     A  <= LSB
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS;    
                                        (0512) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0513) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0514) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0515) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0516) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0517) ;          
                                        (0518) ;    Page Pointer Registers Modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0522) ;
                                        (0523)  SleepTimer_iGetTickCntr:
                                        (0524) _SleepTimer_iGetTickCntr:
                                        (0525)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0526)    RAM_SETPAGE_CUR >SleepTimer_TickCount
                                        (0527)    ; Disable interrupt here
                                        (0528)    M8C_DisableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0529)    mov   A,[SleepTimer_TickCount + ST_LSB_OFFSET]    ; Place LSB in A
                                        (0530)    mov   X,[SleepTimer_TickCount + ST_LSB_OFFSET - 1]    ; Place MSB in X
                                        (0531)    M8C_EnableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0532)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0533)    ret
                                        (0534) .ENDSECTION
                                        (0535) ENDIF
                                        (0536) 
                                        (0537) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0538) .SECTION
                                        (0539) ;-----------------------------------------------------------------------------
                                        (0540) ;  FUNCTION NAME: SleepTimer_lGetTickCntr
                                        (0541) ;
                                        (0542) ;  DESCRIPTION:
                                        (0543) ;     Returns a pointer to TickCount
                                        (0544) ;
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;
                                        (0547) ;  ARGUMENTS:
                                        (0548) ;     [A:X] => Pointer to 32 bit tick counter (X=LSB, A=MSB)
                                        (0549) ;
                                        (0550) ;  RETURNS:
                                        (0551) ;     Pointer to lTickCount
                                        (0552) ;
                                        (0553) ;  SIDE EFFECTS;    
                                        (0554) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0555) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0556) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0557) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0558) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0559) ;          
                                        (0560) ;    Page Pointer Registers Modified: 
                                        (0561) ;          CUR_PP
                                        (0562) ;
                                        (0563) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0564) ;
                                        (0565)  SleepTimer_lGetTickCntr:
                                        (0566) _SleepTimer_lGetTickCntr:
                                        (0567)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0568)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0569)    ; Disable interrupt here
                                        (0570)    M8C_DisableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0571)    RAM_SETPAGE_CUR >SleepTimer_TickCount
                                        (0572)    RAM_SETPAGE_IDX A
                                        (0573)    push  A
                                        (0574)    mov   A,[SleepTimer_TickCount + 0]
                                        (0575)    mov   [X + 0],A
                                        (0576)    mov   A,[SleepTimer_TickCount + 1]
                                        (0577)    mov   [X + 1],A
                                        (0578)    mov   A,[SleepTimer_TickCount + 2]
                                        (0579)    mov   [X + 2],A
                                        (0580)    mov   A,[SleepTimer_TickCount + 3]
                                        (0581)    mov   [X + 3],A
                                        (0582)    pop   A
                                        (0583)    
                                        (0584)    M8C_EnableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0585)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0586)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (0587)    ret
                                        (0588) .ENDSECTION
                                        (0589) ENDIF
                                        (0590) 
                                        (0591) 
                                        (0592) 
                                        (0593) 
                                        (0594) ; End of File SleepTimer.asm
FILE: lib\dac8.asm                      (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: DAC8.asm
                                        (0004) ;;   Version: 2.2, Updated on 2015/3/4 at 22:25:12
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: DAC8 User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "DAC8.inc"
                                        (0023) include "m8c.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  DAC8_Start
                                        (0030) export _DAC8_Start
                                        (0031) export  DAC8_SetPower
                                        (0032) export _DAC8_SetPower
                                        (0033) 
                                        (0034) export  DAC8_WriteBlind
                                        (0035) export _DAC8_WriteBlind
                                        (0036) export  DAC8_WriteBlind2B
                                        (0037) export _DAC8_WriteBlind2B
                                        (0038) 
                                        (0039) export  DAC8_WriteStall
                                        (0040) export _DAC8_WriteStall
                                        (0041) export  DAC8_WriteStall2B
                                        (0042) export _DAC8_WriteStall2B
                                        (0043) 
                                        (0044) export  DAC8_Stop
                                        (0045) export _DAC8_Stop
                                        (0046) 
                                        (0047) ;-----------------------------------------------
                                        (0048) ;  EQUATES
                                        (0049) ;-----------------------------------------------
                                        (0050) 
                                        (0051) cOFFSET:   equ 127              ; Conversion term for offset binary to 2's C
                                        (0052) bPWRMASK:  equ 03h              ; Power bitfield in Switched Cap CR3 reg
                                        (0053) bSPLITMASK:equ 03h              ; Marks split between MSB and LSB bits
                                        (0054) bSMMASK:   equ 3Fh              ; Sign and Magnitude bits mask
                                        (0055) bSIGNMASK: equ 20h              ; Sign bit mask
                                        (0056) 
                                        (0057)     AREA UserModules (ROM, REL)
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: DAC8_Start
                                        (0062) ;  FUNCTION NAME: DAC8_SetPower
                                        (0063) ;
                                        (0064) ;  DESCRIPTION:
                                        (0065) ;    Applies power setting to the module's analog PSoC blocks.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:
                                        (0070) ;    A contains the power setting 0=Off, 1=Low, 2=Med, 3=High.
                                        (0071) ;
                                        (0072) ;  RETURNS: none
                                        (0073) ;
                                        (0074) ;  SIDE EFFECTS:
                                        (0075) ;    The A and X registers may be modified by this or future implementations
                                        (0076) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0077) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0078) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0079) ;    functions.
                                        (0080) ;
                                        (0081)  DAC8_Start:
                                        (0082) _DAC8_Start:
                                        (0083)  DAC8_SetPower:
                                        (0084) _DAC8_SetPower:
                                        (0085)     RAM_PROLOGUE RAM_USE_CLASS_2
076F: 21 03    AND   A,0x3              (0086)     and   A, bPWRMASK       ; trim input to bits of interest
0771: 4F       MOV   X,SP               (0087)     mov   X, SP             ; Set stack frame pointer
0772: 08       PUSH  A                  (0088)     push  A
                                        (0089)     ;; read CR3 registers, modify power bits & write back
0773: 5D 8B    MOV   A,REG[0x8B]        (0090)     mov   A, reg[DAC8_MSB_CR3]
0775: 21 FC    AND   A,0xFC             (0091)     and   a, ~bPWRMASK      ; clear old setting
0777: 2B 00    OR    A,[X+0]            (0092)     or    A, [X]            ; set power in MSB register image
0779: 60 8B    MOV   REG[0x8B],A        (0093)     mov   reg[DAC8_MSB_CR3], A
077B: 5D 9B    MOV   A,REG[0x9B]        (0094)     mov   A, reg[DAC8_LSB_CR3]
077D: 21 FC    AND   A,0xFC             (0095)     and   a, ~bPWRMASK      ; clear old setting
077F: 2B 00    OR    A,[X+0]            (0096)     or    A, [X]            ; set power in LSB register image
0781: 60 9B    MOV   REG[0x9B],A        (0097)     mov   reg[DAC8_LSB_CR3], A
0783: 18       POP   A                  (0098)     pop   A
0784: 70 3F    AND   F,0x3F             
0786: 71 C0    OR    F,0xC0             
                                        (0099)     RAM_EPILOGUE RAM_USE_CLASS_2
0788: 7F       RET                      (0100)     ret
                                        (0101) .ENDSECTION
                                        (0102) 
                                        (0103) .SECTION
                                        (0104) ;-----------------------------------------------------------------------------
                                        (0105) ;  FUNCTION NAME: DAC8_WriteBlind
                                        (0106) ;  FUNCTION NAME: DAC8_WriteBlind2B
                                        (0107) ;
                                        (0108) ;  DESCRIPTION:
                                        (0109) ;    Modify the DAC's update value without worrying about the clocks
                                        (0110) ;    Lowest overhead, but may cause glitches on the output.
                                        (0111) ;
                                        (0112) ;-----------------------------------------------------------------------------
                                        (0113) ;
                                        (0114) ;  ARGUMENTS:
                                        (0115) ;    A contains the update value if data format is offset binary or
                                        (0116) ;    2's complement. If format is 2-byte sign-and-magnitude, the LSB is in
                                        (0117) ;    A (as 00smmmmm) and the MSB is in X (as 00xmm000, where x=s\, the
                                        (0118) ;    inverted sign.
                                        (0119) ;
                                        (0120) ;  RETURNS: none
                                        (0121) ;
                                        (0122) ;  SIDE EFFECTS:
                                        (0123) ;    The A and X registers may be modified by this or future implementations
                                        (0124) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0125) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0126) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0127) ;    functions.
                                        (0128) ;
                                        (0129)  DAC8_WriteBlind:
                                        (0130) _DAC8_WriteBlind:
                                        (0131)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0132)   IF DAC8_OFFSETBINARY
                                        (0133)     ;; Data is an unsigned byte value in [0..254] (i.e., 255 unique values).
                                        (0134)     ;; Following converts it to 2's complement:
                                        (0135)     sub   A, cOFFSET            ; Convert to 2's Complement
                                        (0136)   ENDIF
                                        (0137)   IF DAC8_OFFSETBINARY | DAC8_TWOSCOMPLEMENT
0789: 4F       MOV   X,SP               (0138)     mov   X, SP
078A: 08       PUSH  A                  (0139)     push  A                     ; Preserve the sign
078B: 39 80    CMP   A,0x80             (0140)     cmp   A, 80h                ; negative (or zero)?
078D: C0 05    JC    0x0793             (0141)     jc    BlindAdjustCycles     ;   no: just go on
078F: 73       CPL   A                  (0142)     cpl   A                     ;  yes: take the 2's Complement
0790: 74       INC   A                  (0143)     inc   A
0791: 80 05    JMP   0x0797             (0144)     jmp   BlindMagSet
                                        (0145) BlindAdjustCycles:
0793: 73       CPL   A                  (0146)     cpl   A                     ; these 3 instructions implement a 13-cycle
0794: 73       CPL   A                  (0147)     cpl   A                     ;   NOP so it takes the same amount of time
0795: 80 01    JMP   0x0797             (0148)     jmp   BlindMagSet           ;   for both positive and negative numbers.
                                        (0149) BlindMagSet:
0797: 08       PUSH  A                  (0150)     push  A                     ; preserve LSB magnitude bits
0798: 27 01 03 AND   [X+1],0x3          (0151)     and   [X+1], bSPLITMASK
079B: 27 00 80 AND   [X+0],0x80         (0152)     and   [X], 80h              ; isolate the sign
079E: 2B 00    OR    A,[X+0]            (0153)     or    A, [X]                ; insert in MSB
07A0: 67       ASR   A                  (0154)     asr   A                     ; justify MSB sign & mag
07A1: 67       ASR   A                  (0155)     asr   A
07A2: 21 3F    AND   A,0x3F             (0156)     and   A, bSMMASK            ; clear sign extension bits
                                        (0157)                                 ; Set FCap and ClockPhase bits for MSB
07A4: 54 00    MOV   [X+0],A            (0158)     mov   [X], A                ; stash the MSB
07A6: 21 20    AND   A,0x20             (0159)     and   A, bSIGNMASK          ; isolate the sign
07A8: 31 20    XOR   A,0x20             (0160)     xor   A, bSIGNMASK          ;   and invert for LSB
07AA: 66 01    ASL   [X+1]              (0161)     asl   [X+1]                 ; justify LSB magnitude
07AC: 66 01    ASL   [X+1]              (0162)     asl   [X+1]
07AE: 66 01    ASL   [X+1]              (0163)     asl   [X+1]
07B0: 2B 01    OR    A,[X+1]            (0164)     or    A, [X+1]              ; combine LSB magnitude with sign
                                        (0165)                                 ; Set FCap and ClockPhase bits for LSB
07B2: 20       POP   X                  (0166)     pop   X                     ; Put MSB in X
07B3: 20       POP   X                  (0167)     pop   X
                                        (0168)   ENDIF
07B4: 29 80    OR    A,0x80             (0169)     or    A, DAC8_CR0_HIBITS
07B6: 4B       SWAP  A,X                (0170)     swap  A, X
07B7: 29 80    OR    A,0x80             (0171)     or    A, DAC8_CR0_HIBITS
07B9: 60 88    MOV   REG[0x88],A        (0172)     mov   reg[DAC8_MSB_CR0], A
07BB: 5B       MOV   A,X                (0173)     mov   A, X
07BC: 60 98    MOV   REG[0x98],A        (0174)     mov   reg[DAC8_LSB_CR0], A
07BE: 70 3F    AND   F,0x3F             
07C0: 71 C0    OR    F,0xC0             
                                        (0175)     RAM_EPILOGUE RAM_USE_CLASS_2
07C2: 7F       RET                      (0176)     ret
                                        (0177) 
                                        (0178) 
                                        (0179)  DAC8_WriteBlind2B:
                                        (0180) _DAC8_WriteBlind2B:
                                        (0181)     RAM_PROLOGUE RAM_USE_CLASS_1
07C3: 29 80    OR    A,0x80             (0182)     or    A, DAC8_CR0_HIBITS
07C5: 4B       SWAP  A,X                (0183)     swap  A, X
07C6: 29 80    OR    A,0x80             (0184)     or    A, DAC8_CR0_HIBITS
07C8: 60 88    MOV   REG[0x88],A        (0185)     mov   reg[DAC8_MSB_CR0], A
07CA: 5B       MOV   A,X                (0186)     mov   A, X
07CB: 60 98    MOV   REG[0x98],A        (0187)     mov   reg[DAC8_LSB_CR0], A
                                        (0188)     RAM_EPILOGUE RAM_USE_CLASS_1
07CD: 7F       RET                      (0189)     ret
                                        (0190) .ENDSECTION
                                        (0191) 
                                        (0192) .SECTION
                                        (0193) ;-----------------------------------------------------------------------------
                                        (0194) ;  FUNCTION NAME: DAC8_WriteStall
                                        (0195) ;  FUNCTION NAME: DAC8_WriteStall2B
                                        (0196) ;
                                        (0197) ;  DESCRIPTION:
                                        (0198) ;    Modify the DAC's update value, stalling the CPU if necessary.
                                        (0199) ;    This routine should be used with faster analog clocks or when the
                                        (0200) ;    effect of prolonging interrupt latencies can be safely tolerated.
                                        (0201) ;
                                        (0202) ;-----------------------------------------------------------------------------
                                        (0203) ;
                                        (0204) ;  ARGUMENTS:
                                        (0205) ;   A contains the update value if data format is offset binary or
                                        (0206) ;   2's complement. If format is 2-byte sign-and-magnitude, the LSB is in
                                        (0207) ;   A (as 00smmmmm) and the MSB is in X (as 00xmm000, where x=s\, the
                                        (0208) ;   inverted sign.
                                        (0209) ;
                                        (0210) ;  RETURNS: none
                                        (0211) ;
                                        (0212) ;  SIDE EFFECTS:
                                        (0213) ;
                                        (0214) ;  THEORY of OPERATION or PROCEDURE:
                                        (0215) ;    The A and X registers may be modified by this or future implementations
                                        (0216) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0217) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0218) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0219) ;    functions.
                                        (0220) ;
                                        (0221)  DAC8_WriteStall:
                                        (0222) _DAC8_WriteStall:
                                        (0223)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0224)   IF DAC8_OFFSETBINARY
                                        (0225)     ;; Data is an unsigned byte value in [0..254] (i.e., 255 unique values).
                                        (0226)     ;; Following converts it to 2's complement:
                                        (0227)     sub   A, cOFFSET            ; Convert to 2's Complement
                                        (0228)   ENDIF
                                        (0229)   IF DAC8_OFFSETBINARY | DAC8_TWOSCOMPLEMENT
07CE: 4F       MOV   X,SP               (0230)     mov   X, SP
07CF: 08       PUSH  A                  (0231)     push  A                     ; Preserve the sign
07D0: 39 80    CMP   A,0x80             (0232)     cmp   A, 80h                ; negative (or zero)?
07D2: C0 05    JC    0x07D8             (0233)     jc    StallAdjustCycles     ;   no: just go on
07D4: 73       CPL   A                  (0234)     cpl   A                     ;  yes: take the 2's Complement
07D5: 74       INC   A                  (0235)     inc   A
07D6: 80 05    JMP   0x07DC             (0236)     jmp   StallMagSet
                                        (0237) StallAdjustCycles:
07D8: 73       CPL   A                  (0238)     cpl   A                     ; these 3 instructions implement a 13-cycle
07D9: 73       CPL   A                  (0239)     cpl   A                     ;   NOP so it takes the same amount of time
07DA: 80 01    JMP   0x07DC             (0240)     jmp   StallMagSet           ;   for both positive and negative numbers.
                                        (0241) StallMagSet:
07DC: 08       PUSH  A                  (0242)     push  A                     ; preserve LSB magnitude bits
07DD: 27 01 03 AND   [X+1],0x3          (0243)     and   [X+1], bSPLITMASK
07E0: 27 00 80 AND   [X+0],0x80         (0244)     and   [X], 80h              ; isolate the sign
07E3: 2B 00    OR    A,[X+0]            (0245)     or    A, [X]                ; insert in MSB
07E5: 67       ASR   A                  (0246)     asr   A                     ; justify MSB sign & mag
07E6: 67       ASR   A                  (0247)     asr   A
07E7: 21 3F    AND   A,0x3F             (0248)     and   A, bSMMASK            ; clear sign extension bits
                                        (0249)                                 ; Set FCap and ClockPhase bits for MSB
07E9: 54 00    MOV   [X+0],A            (0250)     mov   [X], A                ; stash the MSB
07EB: 21 20    AND   A,0x20             (0251)     and   A, bSIGNMASK          ; isolate the sign
07ED: 31 20    XOR   A,0x20             (0252)     xor   A, bSIGNMASK          ;   and invert for LSB
07EF: 66 01    ASL   [X+1]              (0253)     asl   [X+1]                 ; justify LSB magnitude
07F1: 66 01    ASL   [X+1]              (0254)     asl   [X+1]
07F3: 66 01    ASL   [X+1]              (0255)     asl   [X+1]
07F5: 2B 01    OR    A,[X+1]            (0256)     or    A, [X+1]              ; combine LSB magnitude with sign
                                        (0257)                                 ; Set FCap and ClockPhase bits for LSB
07F7: 20       POP   X                  (0258)     pop   X                     ; Put MSB in X
07F8: 20       POP   X                  (0259)     pop   X
                                        (0260)   ENDIF
07F9: 29 80    OR    A,0x80             (0261)     or    A, DAC8_CR0_HIBITS
07FB: 4B       SWAP  A,X                (0262)     swap  A, X
07FC: 29 80    OR    A,0x80             (0263)     or    A, DAC8_CR0_HIBITS
07FE: 43 65 01 OR    REG[0x65],0x1      
                                        (0264) 
                                        (0265)     M8C_Stall
0801: 60 88    MOV   REG[0x88],A        (0266)     mov   reg[DAC8_MSB_CR0], A
0803: 41 65 FE AND   REG[0x65],0xFE     
                                        (0267)     M8C_Unstall
0806: 5B       MOV   A,X                (0268)     mov   A, X
0807: 60 98    MOV   REG[0x98],A        (0269)     mov   reg[DAC8_LSB_CR0], A
0809: 70 3F    AND   F,0x3F             
080B: 71 C0    OR    F,0xC0             
                                        (0270)     RAM_EPILOGUE RAM_USE_CLASS_2
080D: 7F       RET                      (0271)     ret
                                        (0272) 
                                        (0273)  DAC8_WriteStall2B:
                                        (0274) _DAC8_WriteStall2B:
                                        (0275)     RAM_PROLOGUE RAM_USE_CLASS_1
080E: 29 80    OR    A,0x80             (0276)     or    A, DAC8_CR0_HIBITS
0810: 4B       SWAP  A,X                (0277)     swap  A, X
0811: 29 80    OR    A,0x80             (0278)     or    A, DAC8_CR0_HIBITS
0813: 43 65 01 OR    REG[0x65],0x1      
                                        (0279) 
                                        (0280)     M8C_Stall
0816: 60 88    MOV   REG[0x88],A        (0281)     mov   reg[DAC8_MSB_CR0], A
0818: 41 65 FE AND   REG[0x65],0xFE     
                                        (0282)     M8C_Unstall
081B: 5B       MOV   A,X                (0283)     mov   A, X
081C: 60 98    MOV   REG[0x98],A        (0284)     mov   reg[DAC8_LSB_CR0], A
                                        (0285)     RAM_EPILOGUE RAM_USE_CLASS_1
081E: 7F       RET                      (0286)     ret
                                        (0287) .ENDSECTION
                                        (0288) 
                                        (0289) .SECTION
                                        (0290) ;-----------------------------------------------------------------------------
                                        (0291) ;  FUNCTION NAME: DAC8_Stop
                                        (0292) ;
                                        (0293) ;  DESCRIPTION:
                                        (0294) ;    Cuts power to the user module.
                                        (0295) ;
                                        (0296) ;-----------------------------------------------------------------------------
                                        (0297) ;
                                        (0298) ;  ARGUMENTS: none
                                        (0299) ;
                                        (0300) ;  RETURNS: none
                                        (0301) ;
                                        (0302) ;  SIDE EFFECTS:
                                        (0303) ;    The A and X registers may be modified by this or future implementations
                                        (0304) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0305) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0306) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0307) ;    functions.
                                        (0308) ;
                                        (0309)  DAC8_Stop:
                                        (0310) _DAC8_Stop:
                                        (0311)     RAM_PROLOGUE RAM_USE_CLASS_1
081F: 41 8B FC AND   REG[0x8B],0xFC     (0312)     and  reg[DAC8_MSB_CR3], ~bPWRMASK
0822: 41 9B FC AND   REG[0x9B],0xFC     (0313)     and  reg[DAC8_LSB_CR3], ~bPWRMASK
                                        (0314)     RAM_EPILOGUE RAM_USE_CLASS_1
0825: 7F       RET                      (0315)     ret
                                        (0316) .ENDSECTION
                                        (0317) ; End of File DAC8.asm
FILE: C:\Users\Jacob\Desktop\ECE381\SPI_SRAM\SPI_SRAM\main.c
(0001) //----------------------------------------------------------------------------
(0002) // 23K256 SPI SRAM Program
(0003) //
(0004) // PSoC Global Resources:
(0005) //   Power Setting     5.0V/24MHz
(0006) //   CPU_Clock         SysClk/1
(0007) //   32K_Select        Internal
(0008) //   PLL_Mode          Off
(0009) //   Sleep_Timer       8_Hz
(0010) //   VC1=SysClk/N     *12
(0011) //   VC2=VC1/N        *2
(0012) //                    * VC1 & VC2 values make VC2 = 1MHz = SPIM Clock
(0013) //   VC3_Source        SysClk/1
(0014) //   VC3 Divider      *52
(0015) //                    *Used to set UART baud rate to 57600
(0016) //   SysClk Source     Internal
(0017) //   SysClk*2 Disable  { Any }
(0018) //   Analog Power      { Any }
(0019) //   Ref Mux           { Any }
(0020) //   AGndBypass        { Any }
(0021) //   Op-Amp Bias       { Any }
(0022) //   A_Buff_Power      { Any }
(0023) //   SwitchModePump    OFF
(0024) //   Trip Voltage      { Any }
(0025) //   LVD ThrottleBack  Disable
(0026) //                    *When enabled, an LVD event forces the CPU Clock to SysClk/8.
(0027) //   Watchdog Enable  *{ Any }
(0028) //                    *Incautious use of the Watchdog may adversely affect timing
(0029) //
(0030) // SPIM Parameters
(0031) //   Name              SPIM
(0032) //   Clock            *VC2
(0033) //                    *1MHz = 500kbps SPI bit rate.
(0034) //   MISO              Row_2_Input_1
(0035) //   MOSI              Row_2_Output_0
(0036) //   SClk              Row_2_Output_3
(0037) //   Interrupt Mode    TXRegEmpty
(0038) //   ClockSync         Sync to SysClk
(0039) //   InvertMISO        Normal
(0040) //
(0041) // SPIM Module Notes
(0042) //   The 23K256 SPI SRAM has a maximum clock speed of 20MHz
(0043) //   SPIM Clock must be set to two times the desired bit rate
(0044) //   My prototype uses VC2 = SysClk/48 = 500kHz, yielding a bit rate of 250kbps
(0045) //   CS   = P12 (StdCPU:    Open Drain Low)
(0046) //   SCLK = P13 (GlobalOut: Open Drain Low)
(0047) //   MOSI = P14 (GlobalOut: Open Drain Low)
(0048) //   MISO = P15 (GlobalIn:  High Z)
(0049) //
(0050) // SPIM Modules Notes:
(0051) //  -Per Datasheet: The Row Input synchronization for MISO should be set to
(0052) //   Async for high SPI bit rates (>1Mbps).
(0053) //  -The SPIM Control Register contains the flags that are read by the
(0054) //   SPIM_bReadStatus() function. Reading clears all flags.
(0055) //  -The Datasheet for the SPIM Datasheet is inconsistent in its referral to
(0056) //   the SPIM_SPI_COMPLETE flag.  In the SPIM Control Register, it is named
(0057) //   SPI Done.
(0058) //  -The SPIM Module always transfers data present on the MISO pin when it
(0059) //   writes to the MOSI pin. In other words, it always transfers data into
(0060) //   the receive buffer while it is transferring data out of the transmit
(0061) //   buffer; it is essential to keep this in mind when checking flags.
(0062) //  -TX_BUFFER_EMPTY indicates that a new byte can be written to the TX Buffer.
(0063) //  -RX_BUFFER_FULL is set on the edge that captures the 8th bit of receive data.
(0064) //  -SPI_COMPLETE (an optional interrupt) is set when eight bits
(0065) //   of data and clock have been sent. In modes 0 and 1, this occurs one-half
(0066) //   cycle after RX_BUFFER_FULL is set; because in these modes, data is latched
(0067) //   on the leading edge of the clock and there is an additional one-half cycle
(0068) //   remaining to complete that clock. In modes 2 and 3, this occurs at the
(0069) //   same edge that the receive data is latched. This signal may be used to
(0070) //   read the received byte or it may be used by the SPIM to disable the
(0071) //   block after data transmission is complete.
(0072) //   See PSoC TRM, Document No. 001-14463 Rev. *G, Figure 17-19, page 358.
(0073) //  -Once the first byte to be transmitted is moved into the transmit buffer
(0074) //   by calling the SendTxData API, the SPIM module immediately moves the
(0075) //   byte into the transmit shift register one SPIM Clock Input cycle later
(0076) //   whereupon the TX_BUFFER_EMPTY flag is set immediately.
(0077) //   If another byte is written before the first byte has been fully shifted
(0078) //   out, it is placed in the transmit buffer and remains there until half-way
(0079) //   through the transmission of the 8th and final bit whereupon it is
(0080) //   automatically loaded into the transmit buffer which again sets the
(0081) //   TX_BUFFER_EMPTY flag and the 1st bit of the second byte begins
(0082) //   its transfer immediately after the 8th bit of the 1st byte. This allows
(0083) //   for uninterrupted back-to-back transmission.
(0084) //
(0085) // 23K256 Notes:
(0086) //  -Pins 4 & 8, the power pins, must have a 0.1uF decoupling capacitor
(0087) //   physically placed as close as possible to the IC package.
(0088) //  -Pin 7 (nHOLD) must be tied to Vcc since it is not used here.
(0089) //  -Pin 3 should be left floating since it is NC (no connection)
(0090) //  -3.3V SPI to 5V PSoC voltage translation is accomplished through 2.2k
(0091) //   pull-up resistors. This also limits the maximum reliable data transfer
(0092) //   rate due to the 2.2k*Cpin+wire time constant. Long wires are detrimental!
(0093) //
(0094) // bnoble@siue.edu 20140320
(0095) //----------------------------------------------------------------------------
(0096) 
(0097) #include <m8c.h>        // part specific constants and macros
(0098) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0099) #include "stdlib.h"
(0100) #include "spi_sram.h"
(0101) 
(0102) // Define our I/O array size. Powers of 2 are nice but not necessary
(0103) #define ARRAY_SIZE 64
(0104) 
(0105) // Globals
(0106) BYTE DataIn[ARRAY_SIZE];
(0107) BYTE DataOut[ARRAY_SIZE];
(0108) 
(0109) // Test reading and writing the 23K256 status register:
(0110) BYTE SPIRAM_StatusRegisterTest(void)
(0111) {
__UserModules_end|__text_start|_SPIRAM_StatusRegisterTest|_SPIRAM_StatusRegisterTest:
  status               --> X+7
  mode                 --> X+1
  b                    --> X+0
    0826: 10       PUSH  X
    0827: 4F       MOV   X,SP
    0828: 38 08    ADD   SP,0x8
(0112) 	// NOTE: SPIRAM_SEQUENTIAL_MODE|SPIRAM_PAGE_MODE is "Reserved", don't use it
(0113) 	BYTE mode[6] = { SPIRAM_BYTE_MODE,
    082A: 62 D0 00 MOV   REG[0xD0],0x0
    082D: 55 87 A0 MOV   [__r1],0xA0
    0830: 55 88 01 MOV   [__r0],0x1
    0833: 5A 85    MOV   [__r3],X
    0835: 06 85 01 ADD   [__r3],0x1
    0838: 62 D5 07 MOV   REG[0xD5],0x7
    083B: 10       PUSH  X
    083C: 55 84 00 MOV   [__rX],0x0
    083F: 51 88    MOV   A,[__r0]
    0841: 58 87    MOV   X,[__r1]
    0843: 08       PUSH  A
    0844: 28       ROMX  
    0845: 62 D0 00 MOV   REG[0xD0],0x0
    0848: 3F 85    MVI   [__r3],A
    084A: 18       POP   A
    084B: 75       INC   X
    084C: 09 00    ADC   A,0x0
    084E: 76 84    INC   [__rX]
    0850: 3C 84 06 CMP   [__rX],0x6
    0853: BF EF    JNZ   0x0843
(0114) 					 SPIRAM_BYTE_MODE|SPIRAM_DISABLE_HOLD,
(0115) 					 SPIRAM_SEQUENTIAL_MODE,
(0116) 					 SPIRAM_SEQUENTIAL_MODE|SPIRAM_DISABLE_HOLD,
(0117) 					 SPIRAM_PAGE_MODE,
(0118) 					 SPIRAM_PAGE_MODE|SPIRAM_DISABLE_HOLD };
(0119) 	BYTE status;
(0120) 	BYTE b;
(0121) 
(0122) 	UART_CPutString("Status Register W/R Test: 0x  ");
    0855: 50 03    MOV   A,0x3
    0857: 08       PUSH  A
    0858: 50 5C    MOV   A,0x5C
    085A: 5C       MOV   X,A
    085B: 18       POP   A
    085C: 7C 06 C3 LCALL _UART_CPutString
    085F: 20       POP   X
(0123) 	for (b=0; b<6 ; b++) {
    0860: 56 00 00 MOV   [X+0],0x0
    0863: 80 9B    JMP   0x08FF
(0124) 		UART_PutChar(0x08);
    0865: 10       PUSH  X
    0866: 50 08    MOV   A,0x8
    0868: 7C 06 20 LCALL _UART_PutChar
(0125) 		UART_PutChar(0x08);
    086B: 50 08    MOV   A,0x8
    086D: 7C 06 20 LCALL _UART_PutChar
    0870: 20       POP   X
(0126) 		UART_PutSHexByte(mode[b]);
    0871: 62 D0 00 MOV   REG[0xD0],0x0
    0874: 55 88 07 MOV   [__r0],0x7
    0877: 5A 87    MOV   [__r1],X
    0879: 06 87 01 ADD   [__r1],0x1
    087C: 52 00    MOV   A,[X+0]
    087E: 02 87    ADD   A,[__r1]
    0880: 53 87    MOV   [__r1],A
    0882: 50 00    MOV   A,0x0
    0884: 0A 88    ADC   A,[__r0]
    0886: 60 D4    MOV   REG[0xD4],A
    0888: 3E 87    MVI   A,[__r1]
    088A: 10       PUSH  X
    088B: 7C 06 06 LCALL _UART_PutSHexByte
    088E: 20       POP   X
(0127) 		if (SPIRAM_WriteStatusRegister(mode[b])) {
    088F: 62 D0 00 MOV   REG[0xD0],0x0
    0892: 55 88 07 MOV   [__r0],0x7
    0895: 5A 87    MOV   [__r1],X
    0897: 06 87 01 ADD   [__r1],0x1
    089A: 52 00    MOV   A,[X+0]
    089C: 02 87    ADD   A,[__r1]
    089E: 53 87    MOV   [__r1],A
    08A0: 50 00    MOV   A,0x0
    08A2: 0A 88    ADC   A,[__r0]
    08A4: 60 D4    MOV   REG[0xD4],A
    08A6: 3E 87    MVI   A,[__r1]
    08A8: 08       PUSH  A
    08A9: 7C 0C 6D LCALL _SPIRAM_WriteStatusRegister
    08AC: 38 FF    ADD   SP,0xFF
    08AE: 62 D0 00 MOV   REG[0xD0],0x0
    08B1: 39 00    CMP   A,0x0
    08B3: A0 10    JZ    0x08C4
(0128) 			UART_CPutString("\r\nWrite of invalid Status Register value. System halted.\r\n");
    08B5: 10       PUSH  X
    08B6: 50 03    MOV   A,0x3
    08B8: 08       PUSH  A
    08B9: 50 21    MOV   A,0x21
    08BB: 5C       MOV   X,A
    08BC: 18       POP   A
    08BD: 7C 06 C3 LCALL _UART_CPutString
    08C0: 20       POP   X
(0129) 			M8C_Stop;
    08C1: 43 FF 01 OR    REG[0xFF],0x1
(0130) 		}
(0131) 		status = SPIRAM_ReadStatusRegister();
    08C4: 7C 0C F2 LCALL _SPIRAM_ReadStatusRegister
    08C7: 62 D0 00 MOV   REG[0xD0],0x0
    08CA: 54 07    MOV   [X+7],A
(0132) 		if (status != mode[b]) {
    08CC: 55 88 07 MOV   [__r0],0x7
    08CF: 5A 87    MOV   [__r1],X
    08D1: 06 87 01 ADD   [__r1],0x1
    08D4: 52 00    MOV   A,[X+0]
    08D6: 02 87    ADD   A,[__r1]
    08D8: 53 87    MOV   [__r1],A
    08DA: 50 00    MOV   A,0x0
    08DC: 0A 88    ADC   A,[__r0]
    08DE: 60 D4    MOV   REG[0xD4],A
    08E0: 3E 87    MVI   A,[__r1]
    08E2: 53 88    MOV   [__r0],A
    08E4: 52 07    MOV   A,[X+7]
    08E6: 3A 88    CMP   A,[__r0]
    08E8: A0 14    JZ    0x08FD
(0133) 			UART_CPutString(" FAIL\r\n");
    08EA: 10       PUSH  X
    08EB: 50 03    MOV   A,0x3
    08ED: 08       PUSH  A
    08EE: 50 19    MOV   A,0x19
    08F0: 5C       MOV   X,A
    08F1: 18       POP   A
    08F2: 7C 06 C3 LCALL _UART_CPutString
    08F5: 20       POP   X
(0134) 			return(1);
    08F6: 62 D0 00 MOV   REG[0xD0],0x0
    08F9: 50 01    MOV   A,0x1
    08FB: 80 21    JMP   0x091D
(0135) 		}
(0136) 	}
    08FD: 77 00    INC   [X+0]
    08FF: 3D 00 06 CMP   [X+0],0x6
    0902: CF 62    JC    0x0865
(0137) 	UART_CPutString("\b\b\b\b\b PASS\r\n");
    0904: 10       PUSH  X
    0905: 50 03    MOV   A,0x3
    0907: 08       PUSH  A
    0908: 50 0C    MOV   A,0xC
    090A: 5C       MOV   X,A
    090B: 18       POP   A
    090C: 7C 06 C3 LCALL _UART_CPutString
    090F: 20       POP   X
(0138) 	// Place the SRAM back in Byte Mode
(0139) 	SPIRAM_WriteStatusRegister(SPIRAM_BYTE_MODE|SPIRAM_DISABLE_HOLD);
    0910: 50 01    MOV   A,0x1
    0912: 08       PUSH  A
    0913: 7C 0C 6D LCALL _SPIRAM_WriteStatusRegister
    0916: 38 FF    ADD   SP,0xFF
    0918: 62 D0 00 MOV   REG[0xD0],0x0
(0140) 	return(0);
    091B: 50 00    MOV   A,0x0
    091D: 38 F8    ADD   SP,0xF8
    091F: 20       POP   X
    0920: 7F       RET   
(0141) }
(0142) 
(0143) // Test reading and writing the 23K256 in Byte Mode:
(0144) WORD SPIRAM_ByteModeTest(void)
(0145) {
_SPIRAM_ByteModeTest:
  status               --> X+4
  in                   --> X+3
  addr                 --> X+1
  b                    --> X+0
    0921: 10       PUSH  X
    0922: 4F       MOV   X,SP
    0923: 38 05    ADD   SP,0x5
(0146) 	BYTE status;
(0147) 	BYTE b;
(0148) 	BYTE in;
(0149) 	WORD addr;
(0150) 
(0151) 	SPIRAM_WriteStatusRegister(SPIRAM_BYTE_MODE|SPIRAM_DISABLE_HOLD);
    0925: 50 01    MOV   A,0x1
    0927: 08       PUSH  A
    0928: 7C 0C 6D LCALL _SPIRAM_WriteStatusRegister
    092B: 38 FF    ADD   SP,0xFF
    092D: 62 D0 00 MOV   REG[0xD0],0x0
(0152) 	UART_CPutString("      Byte Mode W/R Test: Addr 0x    ");
    0930: 10       PUSH  X
    0931: 50 02    MOV   A,0x2
    0933: 08       PUSH  A
    0934: 50 E6    MOV   A,0xE6
    0936: 5C       MOV   X,A
    0937: 18       POP   A
    0938: 7C 06 C3 LCALL _UART_CPutString
    093B: 20       POP   X
(0153) 
(0154) 	for (addr=0; addr<0x8000 ; addr++) {
    093C: 56 02 00 MOV   [X+2],0x0
    093F: 56 01 00 MOV   [X+1],0x0
    0942: 80 BE    JMP   0x0A01
(0155) 		if (((addr-1) & 0x000f) == 0x000f) {
    0944: 62 D0 00 MOV   REG[0xD0],0x0
    0947: 52 02    MOV   A,[X+2]
    0949: 11 01    SUB   A,0x1
    094B: 53 87    MOV   [__r1],A
    094D: 52 01    MOV   A,[X+1]
    094F: 19 00    SBB   A,0x0
    0951: 53 88    MOV   [__r0],A
    0953: 26 87 0F AND   [__r1],0xF
    0956: 26 88 00 AND   [__r0],0x0
    0959: B0 1D    JNZ   0x0977
    095B: 3C 87 0F CMP   [__r1],0xF
    095E: B0 18    JNZ   0x0977
(0156) 			UART_CPutString("\b\b\b\b");
    0960: 10       PUSH  X
    0961: 50 02    MOV   A,0x2
    0963: 08       PUSH  A
    0964: 50 E1    MOV   A,0xE1
    0966: 5C       MOV   X,A
    0967: 18       POP   A
    0968: 7C 06 C3 LCALL _UART_CPutString
    096B: 20       POP   X
(0157) 			UART_PutSHexInt(addr);
    096C: 10       PUSH  X
    096D: 52 01    MOV   A,[X+1]
    096F: 08       PUSH  A
    0970: 52 02    MOV   A,[X+2]
    0972: 20       POP   X
    0973: 7C 06 19 LCALL _UART_PutSHexInt
    0976: 20       POP   X
(0158) 		}
(0159) 		b = 0;
    0977: 56 00 00 MOV   [X+0],0x0
(0160) 		do {
(0161) 			SPIRAM_WriteByte(addr, b);
    097A: 52 00    MOV   A,[X+0]
    097C: 08       PUSH  A
    097D: 52 01    MOV   A,[X+1]
    097F: 08       PUSH  A
    0980: 52 02    MOV   A,[X+2]
    0982: 08       PUSH  A
    0983: 7C 0D 5E LCALL _SPIRAM_WriteByte
(0162) 			in = SPIRAM_ReadByte(addr);
    0986: 52 01    MOV   A,[X+1]
    0988: 08       PUSH  A
    0989: 52 02    MOV   A,[X+2]
    098B: 08       PUSH  A
    098C: 7C 0E 2B LCALL _SPIRAM_ReadByte
    098F: 38 FB    ADD   SP,0xFB
    0991: 62 D0 00 MOV   REG[0xD0],0x0
    0994: 54 03    MOV   [X+3],A
(0163) 			if (in != b) {
    0996: 52 03    MOV   A,[X+3]
    0998: 3B 00    CMP   A,[X+0]
    099A: A0 2D    JZ    0x09C8
(0164) 				UART_CPutString("\b\b\b\b");
    099C: 10       PUSH  X
    099D: 50 02    MOV   A,0x2
    099F: 08       PUSH  A
    09A0: 50 E1    MOV   A,0xE1
    09A2: 5C       MOV   X,A
    09A3: 18       POP   A
    09A4: 7C 06 C3 LCALL _UART_CPutString
    09A7: 20       POP   X
(0165) 				UART_PutSHexInt(addr);
    09A8: 10       PUSH  X
    09A9: 52 01    MOV   A,[X+1]
    09AB: 08       PUSH  A
    09AC: 52 02    MOV   A,[X+2]
    09AE: 20       POP   X
    09AF: 7C 06 19 LCALL _UART_PutSHexInt
(0166) 				UART_CPutString(" FAIL\r\n");
    09B2: 50 03    MOV   A,0x3
    09B4: 08       PUSH  A
    09B5: 50 19    MOV   A,0x19
    09B7: 5C       MOV   X,A
    09B8: 18       POP   A
    09B9: 7C 06 C3 LCALL _UART_CPutString
    09BC: 20       POP   X
(0167) 				return(1);
    09BD: 62 D0 00 MOV   REG[0xD0],0x0
    09C0: 55 87 01 MOV   [__r1],0x1
    09C3: 55 88 00 MOV   [__r0],0x0
    09C6: 80 59    JMP   0x0A20
(0168) 			}
(0169) 			if (!b)
    09C8: 3D 00 00 CMP   [X+0],0x0
    09CB: B0 06    JNZ   0x09D2
(0170) 				b = 0x01;
    09CD: 56 00 01 MOV   [X+0],0x1
    09D0: 80 03    JMP   0x09D4
(0171) 			else
(0172) 				b = b << 1;
    09D2: 66 00    ASL   [X+0]
(0173) 		} while(b);
    09D4: 3D 00 00 CMP   [X+0],0x0
    09D7: BF A2    JNZ   0x097A
(0174) 		if (UART_cReadChar()) {
    09D9: 10       PUSH  X
    09DA: 7C 06 30 LCALL _UART_cReadChar
    09DD: 20       POP   X
    09DE: 62 D0 00 MOV   REG[0xD0],0x0
    09E1: 39 00    CMP   A,0x0
    09E3: A0 18    JZ    0x09FC
(0175) 			UART_CPutString("\b\b\b\b\b\b\b\b\b\b\b\b ABORTED    \r\n");
    09E5: 10       PUSH  X
    09E6: 50 02    MOV   A,0x2
    09E8: 08       PUSH  A
    09E9: 50 C6    MOV   A,0xC6
    09EB: 5C       MOV   X,A
    09EC: 18       POP   A
    09ED: 7C 06 C3 LCALL _UART_CPutString
    09F0: 20       POP   X
(0176) 			return(0);
    09F1: 62 D0 00 MOV   REG[0xD0],0x0
    09F4: 55 87 00 MOV   [__r1],0x0
    09F7: 55 88 00 MOV   [__r0],0x0
    09FA: 80 25    JMP   0x0A20
(0177) 		}
(0178) 	}
    09FC: 77 02    INC   [X+2]
    09FE: 0F 01 00 ADC   [X+1],0x0
    0A01: 52 02    MOV   A,[X+2]
    0A03: 11 00    SUB   A,0x0
    0A05: 52 01    MOV   A,[X+1]
    0A07: 19 80    SBB   A,0x80
    0A09: CF 3A    JC    0x0944
(0179) 	UART_CPutString("\b\b\b\b\b\b\b\b\b\b\b\b PASS       \r\n");
    0A0B: 10       PUSH  X
    0A0C: 50 02    MOV   A,0x2
    0A0E: 08       PUSH  A
    0A0F: 50 AB    MOV   A,0xAB
    0A11: 5C       MOV   X,A
    0A12: 18       POP   A
    0A13: 7C 06 C3 LCALL _UART_CPutString
    0A16: 20       POP   X
(0180) 	return(0);
    0A17: 62 D0 00 MOV   REG[0xD0],0x0
    0A1A: 55 87 00 MOV   [__r1],0x0
    0A1D: 55 88 00 MOV   [__r0],0x0
    0A20: 38 FB    ADD   SP,0xFB
    0A22: 20       POP   X
    0A23: 7F       RET   
(0181) }
(0182) 
(0183) // Test reading and writing the 23K256 in Sequential Mode:
(0184) WORD SPIRAM_SequentialModeTest(void)
(0185) {
_SPIRAM_SequentialModeTest:
  in                   --> X+5
  status               --> X+4
  addr                 --> X+2
  b                    --> X+1
  a                    --> X+0
    0A24: 10       PUSH  X
    0A25: 4F       MOV   X,SP
    0A26: 38 06    ADD   SP,0x6
(0186) 	BYTE status;
(0187) 	BYTE a;
(0188) 	BYTE b;
(0189) 	BYTE in;
(0190) 	WORD addr;
(0191) 
(0192) 	SPIRAM_WriteStatusRegister(SPIRAM_SEQUENTIAL_MODE|SPIRAM_DISABLE_HOLD);
    0A28: 50 41    MOV   A,0x41
    0A2A: 08       PUSH  A
    0A2B: 7C 0C 6D LCALL _SPIRAM_WriteStatusRegister
    0A2E: 38 FF    ADD   SP,0xFF
    0A30: 62 D0 00 MOV   REG[0xD0],0x0
(0193) 	UART_CPutString("Sequential Mode W/R Test: Addr 0x    ");
    0A33: 10       PUSH  X
    0A34: 50 02    MOV   A,0x2
    0A36: 08       PUSH  A
    0A37: 50 85    MOV   A,0x85
    0A39: 5C       MOV   X,A
    0A3A: 18       POP   A
    0A3B: 7C 06 C3 LCALL _UART_CPutString
    0A3E: 20       POP   X
(0194) 
(0195) 	for (addr=0; addr<0x8000 ; addr+=ARRAY_SIZE) {
    0A3F: 56 03 00 MOV   [X+3],0x0
    0A42: 56 02 00 MOV   [X+2],0x0
    0A45: 81 03    JMP   0x0B49
(0196) 		UART_CPutString("\b\b\b\b");
    0A47: 10       PUSH  X
    0A48: 50 02    MOV   A,0x2
    0A4A: 08       PUSH  A
    0A4B: 50 E1    MOV   A,0xE1
    0A4D: 5C       MOV   X,A
    0A4E: 18       POP   A
    0A4F: 7C 06 C3 LCALL _UART_CPutString
    0A52: 20       POP   X
(0197) 		UART_PutSHexInt(addr);
    0A53: 10       PUSH  X
    0A54: 52 02    MOV   A,[X+2]
    0A56: 08       PUSH  A
    0A57: 52 03    MOV   A,[X+3]
    0A59: 20       POP   X
    0A5A: 7C 06 19 LCALL _UART_PutSHexInt
    0A5D: 20       POP   X
(0198) 		b = 0;
    0A5E: 56 01 00 MOV   [X+1],0x0
(0199) 		do {
(0200) 			for (a=0 ; a<ARRAY_SIZE ; a++) {
    0A61: 56 00 00 MOV   [X+0],0x0
    0A64: 80 1B    JMP   0x0A80
(0201) 				DataOut[a] = b;
    0A66: 62 D0 00 MOV   REG[0xD0],0x0
    0A69: 52 00    MOV   A,[X+0]
    0A6B: 53 87    MOV   [__r1],A
    0A6D: 55 88 00 MOV   [__r0],0x0
    0A70: 06 87 04 ADD   [__r1],0x4
    0A73: 0E 88 00 ADC   [__r0],0x0
    0A76: 51 88    MOV   A,[__r0]
    0A78: 60 D5    MOV   REG[0xD5],A
    0A7A: 52 01    MOV   A,[X+1]
    0A7C: 3F 87    MVI   [__r1],A
(0202) 			}
    0A7E: 77 00    INC   [X+0]
    0A80: 3D 00 40 CMP   [X+0],0x40
    0A83: CF E2    JC    0x0A66
(0203) 			SPIRAM_WriteArray(addr, DataOut, ARRAY_SIZE);
    0A85: 50 40    MOV   A,0x40
    0A87: 08       PUSH  A
    0A88: 50 00    MOV   A,0x0
    0A8A: 08       PUSH  A
    0A8B: 50 04    MOV   A,0x4
    0A8D: 08       PUSH  A
    0A8E: 52 02    MOV   A,[X+2]
    0A90: 08       PUSH  A
    0A91: 52 03    MOV   A,[X+3]
    0A93: 08       PUSH  A
    0A94: 7C 0E FC LCALL _SPIRAM_WriteArray
(0204) 			SPIRAM_ReadArray(addr, DataIn, ARRAY_SIZE);
    0A97: 50 40    MOV   A,0x40
    0A99: 08       PUSH  A
    0A9A: 50 00    MOV   A,0x0
    0A9C: 08       PUSH  A
    0A9D: 50 44    MOV   A,0x44
    0A9F: 08       PUSH  A
    0AA0: 52 02    MOV   A,[X+2]
    0AA2: 08       PUSH  A
    0AA3: 52 03    MOV   A,[X+3]
    0AA5: 08       PUSH  A
    0AA6: 7C 0F F0 LCALL _SPIRAM_ReadArray
    0AA9: 38 F6    ADD   SP,0xF6
(0205) 			for (a=0 ; a<ARRAY_SIZE ; a++) {
    0AAB: 56 00 00 MOV   [X+0],0x0
    0AAE: 80 5B    JMP   0x0B0A
(0206) 				if (DataIn[a] != b) {
    0AB0: 62 D0 00 MOV   REG[0xD0],0x0
    0AB3: 52 00    MOV   A,[X+0]
    0AB5: 53 87    MOV   [__r1],A
    0AB7: 55 88 00 MOV   [__r0],0x0
    0ABA: 06 87 44 ADD   [__r1],0x44
    0ABD: 0E 88 00 ADC   [__r0],0x0
    0AC0: 51 88    MOV   A,[__r0]
    0AC2: 60 D4    MOV   REG[0xD4],A
    0AC4: 3E 87    MVI   A,[__r1]
    0AC6: 3B 01    CMP   A,[X+1]
    0AC8: A0 3F    JZ    0x0B08
(0207) 					UART_CPutString("\b\b\b\b");
    0ACA: 10       PUSH  X
    0ACB: 50 02    MOV   A,0x2
    0ACD: 08       PUSH  A
    0ACE: 50 E1    MOV   A,0xE1
    0AD0: 5C       MOV   X,A
    0AD1: 18       POP   A
    0AD2: 7C 06 C3 LCALL _UART_CPutString
    0AD5: 20       POP   X
(0208) 					UART_PutSHexInt(addr+a);
    0AD6: 62 D0 00 MOV   REG[0xD0],0x0
    0AD9: 52 00    MOV   A,[X+0]
    0ADB: 53 87    MOV   [__r1],A
    0ADD: 55 88 00 MOV   [__r0],0x0
    0AE0: 52 03    MOV   A,[X+3]
    0AE2: 02 87    ADD   A,[__r1]
    0AE4: 53 87    MOV   [__r1],A
    0AE6: 52 02    MOV   A,[X+2]
    0AE8: 0A 88    ADC   A,[__r0]
    0AEA: 10       PUSH  X
    0AEB: 08       PUSH  A
    0AEC: 51 87    MOV   A,[__r1]
    0AEE: 20       POP   X
    0AEF: 7C 06 19 LCALL _UART_PutSHexInt
(0209) 					UART_CPutString(" FAIL\r\n");
    0AF2: 50 03    MOV   A,0x3
    0AF4: 08       PUSH  A
    0AF5: 50 19    MOV   A,0x19
    0AF7: 5C       MOV   X,A
    0AF8: 18       POP   A
    0AF9: 7C 06 C3 LCALL _UART_CPutString
    0AFC: 20       POP   X
(0210) 					return(1);
    0AFD: 62 D0 00 MOV   REG[0xD0],0x0
    0B00: 55 87 01 MOV   [__r1],0x1
    0B03: 55 88 00 MOV   [__r0],0x0
    0B06: 80 61    JMP   0x0B68
(0211) 				}
(0212) 			}
    0B08: 77 00    INC   [X+0]
    0B0A: 3D 00 40 CMP   [X+0],0x40
    0B0D: CF A2    JC    0x0AB0
(0213) 			if (!b)
    0B0F: 3D 01 00 CMP   [X+1],0x0
    0B12: B0 06    JNZ   0x0B19
(0214) 				b = 0x01;
    0B14: 56 01 01 MOV   [X+1],0x1
    0B17: 80 03    JMP   0x0B1B
(0215) 			else
(0216) 				b = b << 1;
    0B19: 66 01    ASL   [X+1]
(0217) 		} while(b);
    0B1B: 3D 01 00 CMP   [X+1],0x0
    0B1E: BF 42    JNZ   0x0A61
(0218) 		if (UART_cReadChar()) {
    0B20: 10       PUSH  X
    0B21: 7C 06 30 LCALL _UART_cReadChar
    0B24: 20       POP   X
    0B25: 62 D0 00 MOV   REG[0xD0],0x0
    0B28: 39 00    CMP   A,0x0
    0B2A: A0 18    JZ    0x0B43
(0219) 			UART_CPutString("\b\b\b\b\b\b\b\b\b\b\b\b ABORTED    \r\n");
    0B2C: 10       PUSH  X
    0B2D: 50 02    MOV   A,0x2
    0B2F: 08       PUSH  A
    0B30: 50 C6    MOV   A,0xC6
    0B32: 5C       MOV   X,A
    0B33: 18       POP   A
    0B34: 7C 06 C3 LCALL _UART_CPutString
    0B37: 20       POP   X
(0220) 			return(0);
    0B38: 62 D0 00 MOV   REG[0xD0],0x0
    0B3B: 55 87 00 MOV   [__r1],0x0
    0B3E: 55 88 00 MOV   [__r0],0x0
    0B41: 80 26    JMP   0x0B68
(0221) 		}
(0222) 	}
    0B43: 07 03 40 ADD   [X+3],0x40
    0B46: 0F 02 00 ADC   [X+2],0x0
    0B49: 52 03    MOV   A,[X+3]
    0B4B: 11 00    SUB   A,0x0
    0B4D: 52 02    MOV   A,[X+2]
    0B4F: 19 80    SBB   A,0x80
    0B51: CE F5    JC    0x0A47
(0223) 	UART_CPutString("\b\b\b\b\b\b\b\b\b\b\b\b PASS       \r\n");
    0B53: 10       PUSH  X
    0B54: 50 02    MOV   A,0x2
    0B56: 08       PUSH  A
    0B57: 50 AB    MOV   A,0xAB
    0B59: 5C       MOV   X,A
    0B5A: 18       POP   A
    0B5B: 7C 06 C3 LCALL _UART_CPutString
    0B5E: 20       POP   X
(0224) 	return(0);
    0B5F: 62 D0 00 MOV   REG[0xD0],0x0
    0B62: 55 87 00 MOV   [__r1],0x0
    0B65: 55 88 00 MOV   [__r0],0x0
    0B68: 38 FA    ADD   SP,0xFA
    0B6A: 20       POP   X
    0B6B: 7F       RET   
(0225) }
(0226) 
(0227) char GetNumber(char min, char max)
(0228) {
_GetNumber:
  c                    --> X+0
  max                  --> X-5
  min                  --> X-4
    0B6C: 10       PUSH  X
    0B6D: 4F       MOV   X,SP
    0B6E: 38 01    ADD   SP,0x1
(0229) 	char c;
(0230) 	
(0231) 	UART_CPutString(">");
    0B70: 10       PUSH  X
    0B71: 50 02    MOV   A,0x2
    0B73: 08       PUSH  A
    0B74: 50 83    MOV   A,0x83
    0B76: 5C       MOV   X,A
    0B77: 18       POP   A
    0B78: 7C 06 C3 LCALL _UART_CPutString
    0B7B: 20       POP   X
    0B7C: 80 34    JMP   0x0BB1
(0232) 	while (1)
(0233) 	{
(0234) 		c = UART_cReadChar();
    0B7E: 10       PUSH  X
    0B7F: 7C 06 30 LCALL _UART_cReadChar
    0B82: 20       POP   X
    0B83: 62 D0 00 MOV   REG[0xD0],0x0
    0B86: 54 00    MOV   [X+0],A
(0235) 		if (c < ('0' + min) || c > ('0' + max)) 
    0B88: 52 FC    MOV   A,[X-4]
    0B8A: 01 30    ADD   A,0x30
    0B8C: 53 88    MOV   [__r0],A
    0B8E: 52 00    MOV   A,[X+0]
    0B90: 3A 88    CMP   A,[__r0]
    0B92: C0 0C    JC    0x0B9F
    0B94: 62 D0 00 MOV   REG[0xD0],0x0
    0B97: 52 FB    MOV   A,[X-5]
    0B99: 01 30    ADD   A,0x30
    0B9B: 3B 00    CMP   A,[X+0]
    0B9D: D0 03    JNC   0x0BA1
(0236) 			continue;
    0B9F: 80 11    JMP   0x0BB1
(0237) 		
(0238) 		UART_PutChar(c);
    0BA1: 10       PUSH  X
    0BA2: 52 00    MOV   A,[X+0]
    0BA4: 7C 06 20 LCALL _UART_PutChar
    0BA7: 20       POP   X
(0239) 		
(0240) 		return (c - '0');
    0BA8: 62 D0 00 MOV   REG[0xD0],0x0
    0BAB: 52 00    MOV   A,[X+0]
    0BAD: 11 30    SUB   A,0x30
    0BAF: 80 03    JMP   0x0BB3
    0BB1: 8F CC    JMP   0x0B7E
    0BB3: 38 FF    ADD   SP,0xFF
    0BB5: 20       POP   X
    0BB6: 7F       RET   
(0241) 	}
(0242) 	return 0;
(0243) }
(0244) 
(0245) void main(void)
(0246) {
_main:
  opt                  --> X+0
    0BB7: 10       PUSH  X
    0BB8: 4F       MOV   X,SP
    0BB9: 38 03    ADD   SP,0x3
(0247) 	char opt;
(0248) 	// Make sure nCS is high before doing anything
(0249) 	nCS_HIGH;
    0BBB: 43 04 04 OR    REG[0x4],0x4
(0250) 	
(0251) 	// Enable user module interrupts
(0252) 	SleepTimer_EnableInt();
    0BBE: 10       PUSH  X
    0BBF: 7C 07 0D LCALL _SleepTimer_EnableInt
    0BC2: 20       POP   X
(0253) 
(0254) 	// Enable global interrutps
(0255) 	M8C_EnableGInt;
    0BC3: 71 01    OR    F,0x1
(0256) 
(0257) 	// Start the user modules
(0258) 	UART_Start(UART_PARITY_NONE);
    0BC5: 10       PUSH  X
    0BC6: 50 00    MOV   A,0x0
    0BC8: 7C 05 AE LCALL _UART_Start
(0259) 	UART_PutCRLF();
    0BCB: 7C 06 D5 LCALL _UART_PutCRLF
(0260) 	SPIM_Start(SPIM_SPIM_MODE_0 | SPIM_SPIM_MSB_FIRST);
    0BCE: 50 00    MOV   A,0x0
    0BD0: 7C 06 E7 LCALL _SPIM_Start
(0261) 	SleepTimer_Start();
    0BD3: 7C 07 15 LCALL _SleepTimer_Start
(0262) 	DAC8_Start(DAC8_FULLPOWER);
    0BD6: 50 03    MOV   A,0x3
    0BD8: 7C 07 6F LCALL DAC8_SetPower|DAC8_Start|_DAC8_SetPower|_DAC8_Start
    0BDB: 20       POP   X
    0BDC: 80 89    JMP   0x0C66
(0263) 
(0264) 	while(1) {
(0265) 		UART_CPutString("Synthetic wave output is on Port0[4]\r\nCowabunga Dude! Time to catch some waves.\r\n\r\n0. Play block 0\r\n1. Play block 1\r\n2. Play block 2\r\n3. Play block 3\r\n4. Test status register\r\n5. Test byte mode\r\n6. Test sequential mode\r\n");
    0BDE: 10       PUSH  X
    0BDF: 50 01    MOV   A,0x1
    0BE1: 08       PUSH  A
    0BE2: 50 A6    MOV   A,0xA6
    0BE4: 5C       MOV   X,A
    0BE5: 18       POP   A
    0BE6: 7C 06 C3 LCALL _UART_CPutString
    0BE9: 20       POP   X
(0266) 		opt = GetNumber(0, 6);
    0BEA: 50 06    MOV   A,0x6
    0BEC: 08       PUSH  A
    0BED: 50 00    MOV   A,0x0
    0BEF: 08       PUSH  A
    0BF0: 9F 7A    CALL  _GetNumber
    0BF2: 38 FE    ADD   SP,0xFE
    0BF4: 62 D0 00 MOV   REG[0xD0],0x0
    0BF7: 54 00    MOV   [X+0],A
(0267) 		switch (opt)
    0BF9: 52 00    MOV   A,[X+0]
    0BFB: 54 02    MOV   [X+2],A
    0BFD: 56 01 00 MOV   [X+1],0x0
    0C00: 3D 01 00 CMP   [X+1],0x0
    0C03: B0 06    JNZ   0x0C0A
    0C05: 3D 02 04 CMP   [X+2],0x4
    0C08: A0 20    JZ    0x0C29
    0C0A: 3D 01 00 CMP   [X+1],0x0
    0C0D: B0 06    JNZ   0x0C14
    0C0F: 3D 02 05 CMP   [X+2],0x5
    0C12: A0 2A    JZ    0x0C3D
    0C14: 3D 01 00 CMP   [X+1],0x0
    0C17: B0 06    JNZ   0x0C1E
    0C19: 3D 02 06 CMP   [X+2],0x6
    0C1C: A0 3A    JZ    0x0C57
    0C1E: 80 47    JMP   0x0C66
(0268) 		{
(0269) 			
(0270) 			case 4:
(0271) 				// Test the status register, looping every 1/2s until it succeeds
(0272) 				while(SPIRAM_StatusRegisterTest()) 
(0273) 				{
(0274) 					SleepTimer_SyncWait(4, SleepTimer_WAIT_RELOAD);
    0C20: 10       PUSH  X
    0C21: 57 00    MOV   X,0x0
    0C23: 50 04    MOV   A,0x4
    0C25: 7C 07 4C LCALL _SleepTimer_SyncWait
    0C28: 20       POP   X
(0275) 				}
    0C29: 9B FB    CALL  __UserModules_end|__text_start|_SPIRAM_StatusRegisterTest|_SPIRAM_StatusRegisterTest
    0C2B: 62 D0 00 MOV   REG[0xD0],0x0
    0C2E: 39 00    CMP   A,0x0
    0C30: BF EF    JNZ   0x0C20
(0276) 				break;
    0C32: 80 33    JMP   0x0C66
(0277) 			
(0278) 			case 5:
(0279) 				while(SPIRAM_ByteModeTest()) 
(0280) 				{
(0281) 					SleepTimer_SyncWait(4, SleepTimer_WAIT_RELOAD);
    0C34: 10       PUSH  X
    0C35: 57 00    MOV   X,0x0
    0C37: 50 04    MOV   A,0x4
    0C39: 7C 07 4C LCALL _SleepTimer_SyncWait
    0C3C: 20       POP   X
(0282) 				}		
    0C3D: 9C E2    CALL  _SPIRAM_ByteModeTest
    0C3F: 62 D0 00 MOV   REG[0xD0],0x0
    0C42: 3C 88 00 CMP   [__r0],0x0
    0C45: BF EE    JNZ   0x0C34
    0C47: 3C 87 00 CMP   [__r1],0x0
    0C4A: BF E9    JNZ   0x0C34
(0283) 				break;
    0C4C: 80 19    JMP   0x0C66
(0284) 			
(0285) 			case 6:
(0286) 				while(SPIRAM_SequentialModeTest()) 
(0287) 				{
(0288) 					SleepTimer_SyncWait(4, SleepTimer_WAIT_RELOAD);
    0C4E: 10       PUSH  X
    0C4F: 57 00    MOV   X,0x0
    0C51: 50 04    MOV   A,0x4
    0C53: 7C 07 4C LCALL _SleepTimer_SyncWait
    0C56: 20       POP   X
(0289) 				}
    0C57: 9D CB    CALL  _SPIRAM_SequentialModeTest
    0C59: 62 D0 00 MOV   REG[0xD0],0x0
    0C5C: 3C 88 00 CMP   [__r0],0x0
    0C5F: BF EE    JNZ   0x0C4E
    0C61: 3C 87 00 CMP   [__r1],0x0
    0C64: BF E9    JNZ   0x0C4E
(0290) 				break;
(0291) 				
(0292) 		}
(0293) 	}
    0C66: 8F 77    JMP   0x0BDE
(0294) }FILE: C:\Users\Jacob\Desktop\ECE381\SPI_SRAM\SPI_SRAM\spi_sram.c
(0001) //*****************************************************************************
(0002) //* Read/Write/Control Functions for the Microchip 23K256 32kB SPI RAM
(0003) //*
(0004) //* bnoble@siue.edu 20140320
(0005) //*****************************************************************************
(0006) 
(0007) #include <m8c.h>        // part specific constants and macros
(0008) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0009) #include "spi_sram.h"
(0010) 
(0011) // Write byte "value" to SRAM Status Register
(0012) BYTE SPIRAM_WriteStatusRegister(BYTE value)
(0013) {
_SPIRAM_WriteStatusRegister:
  b                    --> X+0
  value                --> X-4
    0C6D: 10       PUSH  X
    0C6E: 4F       MOV   X,SP
    0C6F: 38 01    ADD   SP,0x1
(0014) 	BYTE b;
(0015) 
(0016) 	// If bits 5 through 1 aren't zero, return an error as per
(0017) 	// Section 2.5 in the 23K256 datasheet
(0018) 	if (value & 0b00111110)
    0C71: 48 FC 3E TST   [X-4],0x3E
    0C74: A0 08    JZ    0x0C7D
(0019) 		return(1);
    0C76: 62 D0 00 MOV   REG[0xD0],0x0
    0C79: 50 01    MOV   A,0x1
    0C7B: 80 72    JMP   0x0CEE
(0020) 	// Mode SPIRAM_SEQUENTIAL_MODE|SPIRAM_PAGE_MODE are invalid.
(0021) 	if ((value & 0b11000000) == 0b11000000)
    0C7D: 62 D0 00 MOV   REG[0xD0],0x0
    0C80: 52 FC    MOV   A,[X-4]
    0C82: 21 C0    AND   A,0xC0
    0C84: 39 C0    CMP   A,0xC0
    0C86: B0 05    JNZ   0x0C8C
(0022) 		return(1);
    0C88: 50 01    MOV   A,0x1
    0C8A: 80 63    JMP   0x0CEE
(0023) 	// Make sure the TX buffer is empty (it should be but let's be proper)
(0024) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0C8C: 10       PUSH  X
    0C8D: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0C90: 20       POP   X
    0C91: 62 D0 00 MOV   REG[0xD0],0x0
    0C94: 53 88    MOV   [__r0],A
    0C96: 47 88 10 TST   [__r0],0x10
    0C99: AF F2    JZ    0x0C8C
(0025) 	// SPI transfers begin by bringing CS LOW
(0026) 	nCS_LOW;
    0C9B: 41 04 FB AND   REG[0x4],0xFB
(0027) 	// Send the Status Register Write command
(0028) 	SPIM_SendTxData(SPIRAM_WRITE_STATUS_REG);
    0C9E: 10       PUSH  X
    0C9F: 50 01    MOV   A,0x1
    0CA1: 7C 06 F0 LCALL _SPIM_SendTxData
    0CA4: 20       POP   X
(0029) 	// It will be almost immediately loaded into the TX shift register, freeing
(0030) 	// up the TX buffer, and the SPIM module will start transmission.
(0031) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0CA5: 10       PUSH  X
    0CA6: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0CA9: 20       POP   X
    0CAA: 62 D0 00 MOV   REG[0xD0],0x0
    0CAD: 53 88    MOV   [__r0],A
    0CAF: 47 88 10 TST   [__r0],0x10
    0CB2: AF F2    JZ    0x0CA5
(0032) 	// Prime the TX buffer for the next byte by loading it with the new status
(0033) 	// register byte while the first byte is still transmitting.
(0034) 	SPIM_SendTxData(value);
    0CB4: 10       PUSH  X
    0CB5: 52 FC    MOV   A,[X-4]
    0CB7: 7C 06 F0 LCALL _SPIM_SendTxData
    0CBA: 20       POP   X
(0035) 	// Wait for the first TX/RX cycle to finish. We don't care what we read.
(0036) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0CBB: 10       PUSH  X
    0CBC: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0CBF: 20       POP   X
    0CC0: 62 D0 00 MOV   REG[0xD0],0x0
    0CC3: 53 88    MOV   [__r0],A
    0CC5: 47 88 20 TST   [__r0],0x20
    0CC8: AF F2    JZ    0x0CBB
(0037) 	// Reading the data clears the RX_BUFFER_FULL flag, even if we don't want it.
(0038) 	SPIM_bReadRxData(); // ignore byte from SPIRAM_WRITE_STATUS_REG TX
    0CCA: 10       PUSH  X
    0CCB: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0CCE: 20       POP   X
    0CCF: 62 D0 00 MOV   REG[0xD0],0x0
(0039) 	// Wait for the second TX/RX cycle to finish so that we know that the entire
(0040) 	// two byte transaction is finished.
(0041) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0CD2: 10       PUSH  X
    0CD3: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0CD6: 20       POP   X
    0CD7: 62 D0 00 MOV   REG[0xD0],0x0
    0CDA: 53 88    MOV   [__r0],A
    0CDC: 47 88 20 TST   [__r0],0x20
    0CDF: AF F2    JZ    0x0CD2
(0042) 	SPIM_bReadRxData(); // We don't care about this read either
    0CE1: 10       PUSH  X
    0CE2: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0CE5: 20       POP   X
    0CE6: 62 D0 00 MOV   REG[0xD0],0x0
(0043) 	// SPI transfers end by bringing CS LOW
(0044) 	nCS_HIGH;
    0CE9: 43 04 04 OR    REG[0x4],0x4
(0045) 	return(0);
    0CEC: 50 00    MOV   A,0x0
    0CEE: 38 FF    ADD   SP,0xFF
    0CF0: 20       POP   X
    0CF1: 7F       RET   
(0046) }
(0047) 
(0048) // Read SRAM Status Register and return the result.
(0049) BYTE SPIRAM_ReadStatusRegister(void)
(0050) {
_SPIRAM_ReadStatusRegister:
  b                    --> X+1
  statReg              --> X+0
    0CF2: 10       PUSH  X
    0CF3: 4F       MOV   X,SP
    0CF4: 38 02    ADD   SP,0x2
(0051) 	BYTE statReg;
(0052) 	BYTE b;
(0053) 
(0054) 	// Make sure the TX buffer is empty before starting
(0055) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0CF6: 10       PUSH  X
    0CF7: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0CFA: 20       POP   X
    0CFB: 62 D0 00 MOV   REG[0xD0],0x0
    0CFE: 53 88    MOV   [__r0],A
    0D00: 47 88 10 TST   [__r0],0x10
    0D03: AF F2    JZ    0x0CF6
(0056) 	nCS_LOW;
    0D05: 41 04 FB AND   REG[0x4],0xFB
(0057) 	// Send the Read Status Register command
(0058) 	SPIM_SendTxData(SPIRAM_READ_STATUS_REG);
    0D08: 10       PUSH  X
    0D09: 50 05    MOV   A,0x5
    0D0B: 7C 06 F0 LCALL _SPIM_SendTxData
    0D0E: 20       POP   X
(0059) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0D0F: 10       PUSH  X
    0D10: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0D13: 20       POP   X
    0D14: 62 D0 00 MOV   REG[0xD0],0x0
    0D17: 53 88    MOV   [__r0],A
    0D19: 47 88 10 TST   [__r0],0x10
    0D1C: AF F2    JZ    0x0D0F
(0060) 	// Send a dummy byte in order to initiate a TX/RX transfer
(0061) 	SPIM_SendTxData(SPIRAM_DUMMY_BYTE);
    0D1E: 10       PUSH  X
    0D1F: 50 00    MOV   A,0x0
    0D21: 7C 06 F0 LCALL _SPIM_SendTxData
    0D24: 20       POP   X
(0062) 	// Wait for the first RX byte to arrive and ignore it; it is meaningless.
(0063) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0D25: 10       PUSH  X
    0D26: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0D29: 20       POP   X
    0D2A: 62 D0 00 MOV   REG[0xD0],0x0
    0D2D: 53 88    MOV   [__r0],A
    0D2F: 47 88 20 TST   [__r0],0x20
    0D32: AF F2    JZ    0x0D25
(0064) 	SPIM_bReadRxData();
    0D34: 10       PUSH  X
    0D35: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0D38: 20       POP   X
    0D39: 62 D0 00 MOV   REG[0xD0],0x0
(0065) 	// Wait for the second RX byte to arrive; it contains the status reg value.
(0066) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0D3C: 10       PUSH  X
    0D3D: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0D40: 20       POP   X
    0D41: 62 D0 00 MOV   REG[0xD0],0x0
    0D44: 53 88    MOV   [__r0],A
    0D46: 47 88 20 TST   [__r0],0x20
    0D49: AF F2    JZ    0x0D3C
(0067) 	statReg = SPIM_bReadRxData();
    0D4B: 10       PUSH  X
    0D4C: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0D4F: 20       POP   X
    0D50: 62 D0 00 MOV   REG[0xD0],0x0
    0D53: 54 00    MOV   [X+0],A
(0068) 	nCS_HIGH;
    0D55: 43 04 04 OR    REG[0x4],0x4
(0069) 	return(statReg);
    0D58: 52 00    MOV   A,[X+0]
    0D5A: 38 FE    ADD   SP,0xFE
    0D5C: 20       POP   X
    0D5D: 7F       RET   
(0070) }
(0071) 
(0072) // Write byte "out" to SRAM address "addr"
(0073) // NOTE: This function assumes the SRAM has already been put in Byte Mode.
(0074) void SPIRAM_WriteByte(WORD addr, BYTE out)
(0075) {
_SPIRAM_WriteByte:
  loAddr               --> X+1
  hiAddr               --> X+0
  out                  --> X-6
  addr                 --> X-5
    0D5E: 10       PUSH  X
    0D5F: 4F       MOV   X,SP
    0D60: 38 02    ADD   SP,0x2
(0076) 	BYTE hiAddr;
(0077) 	BYTE loAddr;
(0078) 	
(0079) 	// Break the SRAM word address into two bytes
(0080) 	hiAddr = (BYTE)((addr >> 8) & 0x00ff);
    0D62: 62 D0 00 MOV   REG[0xD0],0x0
    0D65: 52 FB    MOV   A,[X-5]
    0D67: 54 00    MOV   [X+0],A
(0081) 	loAddr = (BYTE)(addr & 0x00ff);
    0D69: 52 FC    MOV   A,[X-4]
    0D6B: 54 01    MOV   [X+1],A
(0082) 	/************** do SPI SRAM byte write stuff **************/
(0083) 	// If bits 5 through 1 aren't zero, return an error as per
(0084) 	// Section 2.5 in the 23K256 datasheet
(0085) 	
(0086) 	// Make sure the TX buffer is empty (it should be but let's be proper)
(0087) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0D6D: 10       PUSH  X
    0D6E: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0D71: 20       POP   X
    0D72: 62 D0 00 MOV   REG[0xD0],0x0
    0D75: 53 88    MOV   [__r0],A
    0D77: 47 88 10 TST   [__r0],0x10
    0D7A: AF F2    JZ    0x0D6D
(0088) 	// SPI transfers begin by bringing CS LOW
(0089) 	nCS_LOW;
    0D7C: 41 04 FB AND   REG[0x4],0xFB
(0090) 	// Send the Status Register Write command
(0091) 	SPIM_SendTxData(SPIRAM_WRITE);
    0D7F: 10       PUSH  X
    0D80: 50 02    MOV   A,0x2
    0D82: 7C 06 F0 LCALL _SPIM_SendTxData
    0D85: 20       POP   X
(0092) 	// It will be almost immediately loaded into the TX shift register, freeing
(0093) 	// up the TX buffer, and the SPIM module will start transmission.
(0094) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0D86: 10       PUSH  X
    0D87: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0D8A: 20       POP   X
    0D8B: 62 D0 00 MOV   REG[0xD0],0x0
    0D8E: 53 88    MOV   [__r0],A
    0D90: 47 88 10 TST   [__r0],0x10
    0D93: AF F2    JZ    0x0D86
(0095) 	// Prime the TX buffer for the next byte by loading it with the new status
(0096) 	// register byte while the first byte is still transmitting.
(0097) 	SPIM_SendTxData(hiAddr);
    0D95: 10       PUSH  X
    0D96: 52 00    MOV   A,[X+0]
    0D98: 7C 06 F0 LCALL _SPIM_SendTxData
    0D9B: 20       POP   X
(0098) 	// Wait for the first TX/RX cycle to finish. We don't care what we read.
(0099) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0D9C: 10       PUSH  X
    0D9D: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0DA0: 20       POP   X
    0DA1: 62 D0 00 MOV   REG[0xD0],0x0
    0DA4: 53 88    MOV   [__r0],A
    0DA6: 47 88 20 TST   [__r0],0x20
    0DA9: AF F2    JZ    0x0D9C
(0100) 	// Reading the data clears the RX_BUFFER_FULL flag, even if we don't want it.
(0101) 	SPIM_bReadRxData(); // ignore byte from SPIRAM_WRITE_STATUS_REG TX
    0DAB: 10       PUSH  X
    0DAC: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0DAF: 20       POP   X
    0DB0: 62 D0 00 MOV   REG[0xD0],0x0
(0102) 	// Wait for the second TX/RX cycle to finish so that we know that the entire
(0103) 	// two byte transaction is finished.
(0104) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0DB3: 10       PUSH  X
    0DB4: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0DB7: 20       POP   X
    0DB8: 62 D0 00 MOV   REG[0xD0],0x0
    0DBB: 53 88    MOV   [__r0],A
    0DBD: 47 88 20 TST   [__r0],0x20
    0DC0: AF F2    JZ    0x0DB3
(0105) 	SPIM_bReadRxData(); // We don't care about this read either
    0DC2: 10       PUSH  X
    0DC3: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0DC6: 20       POP   X
    0DC7: 62 D0 00 MOV   REG[0xD0],0x0
(0106) 	
(0107) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0DCA: 10       PUSH  X
    0DCB: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0DCE: 20       POP   X
    0DCF: 62 D0 00 MOV   REG[0xD0],0x0
    0DD2: 53 88    MOV   [__r0],A
    0DD4: 47 88 10 TST   [__r0],0x10
    0DD7: AF F2    JZ    0x0DCA
(0108) 	// Send the Status Register Write command
(0109) 	SPIM_SendTxData(loAddr);
    0DD9: 10       PUSH  X
    0DDA: 52 01    MOV   A,[X+1]
    0DDC: 7C 06 F0 LCALL _SPIM_SendTxData
    0DDF: 20       POP   X
(0110) 	// It will be almost immediately loaded into the TX shift register, freeing
(0111) 	// up the TX buffer, and the SPIM module will start transmission.
(0112) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0DE0: 10       PUSH  X
    0DE1: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0DE4: 20       POP   X
    0DE5: 62 D0 00 MOV   REG[0xD0],0x0
    0DE8: 53 88    MOV   [__r0],A
    0DEA: 47 88 10 TST   [__r0],0x10
    0DED: AF F2    JZ    0x0DE0
(0113) 	// Prime the TX buffer for the next byte by loading it with the new status
(0114) 	// register byte while the first byte is still transmitting.
(0115) 	SPIM_SendTxData(out);
    0DEF: 10       PUSH  X
    0DF0: 52 FA    MOV   A,[X-6]
    0DF2: 7C 06 F0 LCALL _SPIM_SendTxData
    0DF5: 20       POP   X
(0116) 	// Wait for the first TX/RX cycle to finish. We don't care what we read.
(0117) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0DF6: 10       PUSH  X
    0DF7: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0DFA: 20       POP   X
    0DFB: 62 D0 00 MOV   REG[0xD0],0x0
    0DFE: 53 88    MOV   [__r0],A
    0E00: 47 88 20 TST   [__r0],0x20
    0E03: AF F2    JZ    0x0DF6
(0118) 	// Reading the data clears the RX_BUFFER_FULL flag, even if we don't want it.
(0119) 	SPIM_bReadRxData(); // ignore byte from SPIRAM_WRITE_STATUS_REG TX
    0E05: 10       PUSH  X
    0E06: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0E09: 20       POP   X
    0E0A: 62 D0 00 MOV   REG[0xD0],0x0
(0120) 	// Wait for the second TX/RX cycle to finish so that we know that the entire
(0121) 	// two byte transaction is finished.
(0122) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0E0D: 10       PUSH  X
    0E0E: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0E11: 20       POP   X
    0E12: 62 D0 00 MOV   REG[0xD0],0x0
    0E15: 53 88    MOV   [__r0],A
    0E17: 47 88 20 TST   [__r0],0x20
    0E1A: AF F2    JZ    0x0E0D
(0123) 	SPIM_bReadRxData(); // We don't care about this read either
    0E1C: 10       PUSH  X
    0E1D: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0E20: 20       POP   X
    0E21: 62 D0 00 MOV   REG[0xD0],0x0
(0124) 	
(0125) 	nCS_HIGH;
    0E24: 43 04 04 OR    REG[0x4],0x4
    0E27: 38 FE    ADD   SP,0xFE
    0E29: 20       POP   X
    0E2A: 7F       RET   
(0126) }
(0127) 
(0128) // Read and return byte at SRAM address "addr"
(0129) // NOTE: This function assumes the SRAM has already been put in Byte Mode.
(0130) BYTE SPIRAM_ReadByte(WORD addr)
(0131) {
_SPIRAM_ReadByte:
  in                   --> X+2
  loAddr               --> X+1
  hiAddr               --> X+0
  addr                 --> X-5
    0E2B: 10       PUSH  X
    0E2C: 4F       MOV   X,SP
    0E2D: 38 03    ADD   SP,0x3
(0132) 	BYTE hiAddr;
(0133) 	BYTE loAddr;
(0134) 	BYTE in;
(0135) 
(0136) 	// Break the SRAM word address into two bytes
(0137) 	hiAddr = (BYTE)((addr >> 8) & 0x00ff);
    0E2F: 62 D0 00 MOV   REG[0xD0],0x0
    0E32: 52 FB    MOV   A,[X-5]
    0E34: 54 00    MOV   [X+0],A
(0138) 	loAddr = (BYTE)(addr & 0x00ff);
    0E36: 52 FC    MOV   A,[X-4]
    0E38: 54 01    MOV   [X+1],A
(0139) 	/************** do SPI SRAM byte read stuff **************/
(0140) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0E3A: 10       PUSH  X
    0E3B: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0E3E: 20       POP   X
    0E3F: 62 D0 00 MOV   REG[0xD0],0x0
    0E42: 53 88    MOV   [__r0],A
    0E44: 47 88 10 TST   [__r0],0x10
    0E47: AF F2    JZ    0x0E3A
(0141) 	nCS_LOW;
    0E49: 41 04 FB AND   REG[0x4],0xFB
(0142) 	// Send the Read Status Register command
(0143) 	SPIM_SendTxData(SPIRAM_READ);
    0E4C: 10       PUSH  X
    0E4D: 50 03    MOV   A,0x3
    0E4F: 7C 06 F0 LCALL _SPIM_SendTxData
    0E52: 20       POP   X
(0144) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0E53: 10       PUSH  X
    0E54: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0E57: 20       POP   X
    0E58: 62 D0 00 MOV   REG[0xD0],0x0
    0E5B: 53 88    MOV   [__r0],A
    0E5D: 47 88 10 TST   [__r0],0x10
    0E60: AF F2    JZ    0x0E53
(0145) 	// Send a dummy byte in order to initiate a TX/RX transfer
(0146) 	SPIM_SendTxData(hiAddr);
    0E62: 10       PUSH  X
    0E63: 52 00    MOV   A,[X+0]
    0E65: 7C 06 F0 LCALL _SPIM_SendTxData
    0E68: 20       POP   X
(0147) 	// Wait for the first RX byte to arrive and ignore it; it is meaningless.
(0148) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0E69: 10       PUSH  X
    0E6A: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0E6D: 20       POP   X
    0E6E: 62 D0 00 MOV   REG[0xD0],0x0
    0E71: 53 88    MOV   [__r0],A
    0E73: 47 88 20 TST   [__r0],0x20
    0E76: AF F2    JZ    0x0E69
(0149) 	SPIM_bReadRxData();
    0E78: 10       PUSH  X
    0E79: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0E7C: 20       POP   X
    0E7D: 62 D0 00 MOV   REG[0xD0],0x0
(0150) 	// Wait for the second RX byte to arrive; it contains the status reg value.
(0151) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0E80: 10       PUSH  X
    0E81: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0E84: 20       POP   X
    0E85: 62 D0 00 MOV   REG[0xD0],0x0
    0E88: 53 88    MOV   [__r0],A
    0E8A: 47 88 20 TST   [__r0],0x20
    0E8D: AF F2    JZ    0x0E80
(0152) 	SPIM_bReadRxData();
    0E8F: 10       PUSH  X
    0E90: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0E93: 20       POP   X
    0E94: 62 D0 00 MOV   REG[0xD0],0x0
(0153) 	
(0154) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0E97: 10       PUSH  X
    0E98: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0E9B: 20       POP   X
    0E9C: 62 D0 00 MOV   REG[0xD0],0x0
    0E9F: 53 88    MOV   [__r0],A
    0EA1: 47 88 10 TST   [__r0],0x10
    0EA4: AF F2    JZ    0x0E97
(0155) 	// Send the Status Register Write command
(0156) 	SPIM_SendTxData(loAddr);
    0EA6: 10       PUSH  X
    0EA7: 52 01    MOV   A,[X+1]
    0EA9: 7C 06 F0 LCALL _SPIM_SendTxData
    0EAC: 20       POP   X
(0157) 	// It will be almost immediately loaded into the TX shift register, freeing
(0158) 	// up the TX buffer, and the SPIM module will start transmission.
(0159) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0EAD: 10       PUSH  X
    0EAE: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0EB1: 20       POP   X
    0EB2: 62 D0 00 MOV   REG[0xD0],0x0
    0EB5: 53 88    MOV   [__r0],A
    0EB7: 47 88 10 TST   [__r0],0x10
    0EBA: AF F2    JZ    0x0EAD
(0160) 	// Prime the TX buffer for the next byte by loading it with the new status
(0161) 	// register byte while the first byte is still transmitting.
(0162) 	SPIM_SendTxData(SPIRAM_DUMMY_BYTE);
    0EBC: 10       PUSH  X
    0EBD: 50 00    MOV   A,0x0
    0EBF: 7C 06 F0 LCALL _SPIM_SendTxData
    0EC2: 20       POP   X
(0163) 	// Wait for the first TX/RX cycle to finish. We don't care what we read.
(0164) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0EC3: 10       PUSH  X
    0EC4: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0EC7: 20       POP   X
    0EC8: 62 D0 00 MOV   REG[0xD0],0x0
    0ECB: 53 88    MOV   [__r0],A
    0ECD: 47 88 20 TST   [__r0],0x20
    0ED0: AF F2    JZ    0x0EC3
(0165) 	// Reading the data clears the RX_BUFFER_FULL flag, even if we don't want it.
(0166) 	SPIM_bReadRxData(); // ignore byte from SPIRAM_WRITE_STATUS_REG TX
    0ED2: 10       PUSH  X
    0ED3: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0ED6: 20       POP   X
    0ED7: 62 D0 00 MOV   REG[0xD0],0x0
(0167) 	// Wait for the second TX/RX cycle to finish so that we know that the entire
(0168) 	// two byte transaction is finished.
(0169) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0EDA: 10       PUSH  X
    0EDB: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0EDE: 20       POP   X
    0EDF: 62 D0 00 MOV   REG[0xD0],0x0
    0EE2: 53 88    MOV   [__r0],A
    0EE4: 47 88 20 TST   [__r0],0x20
    0EE7: AF F2    JZ    0x0EDA
(0170) 	in = SPIM_bReadRxData(); // We don't care about this read either
    0EE9: 10       PUSH  X
    0EEA: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0EED: 20       POP   X
    0EEE: 62 D0 00 MOV   REG[0xD0],0x0
    0EF1: 54 02    MOV   [X+2],A
(0171) 	
(0172) 	nCS_HIGH;
    0EF3: 43 04 04 OR    REG[0x4],0x4
(0173) 	return(in);
    0EF6: 52 02    MOV   A,[X+2]
    0EF8: 38 FD    ADD   SP,0xFD
    0EFA: 20       POP   X
    0EFB: 7F       RET   
(0174) }
(0175) 
(0176) // Write "count" bytes starting at address "addr" from array "out".
(0177) // The M8C is limited to 256 byte pages. This limits the maximum
(0178) // array size to 256 bytes, which means that "count" is only useful
(0179) // as a BYTE.
(0180) // NOTE: This function assumes the SRAM has already been put in Sequential Mode
(0181) void SPIRAM_WriteArray(WORD addr, BYTE *out, BYTE count)
(0182) {
_SPIRAM_WriteArray:
  loAddr               --> X+2
  hiAddr               --> X+1
  i                    --> X+0
  count                --> X-8
  out                  --> X-7
  addr                 --> X-5
    0EFC: 10       PUSH  X
    0EFD: 4F       MOV   X,SP
    0EFE: 38 03    ADD   SP,0x3
(0183) 	BYTE hiAddr;
(0184) 	BYTE loAddr;
(0185) 	BYTE i;
(0186) 	// If some clown tries to write 0 bytes, just return.
(0187) 	// XXX - Always beware of clowns!
(0188) 	if (!count)
    0F00: 3D F8 00 CMP   [X-8],0x0
    0F03: B0 03    JNZ   0x0F07
(0189) 		return;
    0F05: 80 E6    JMP   0x0FEC
(0190) 	// Break the SRAM word address into two bytes
(0191) 	hiAddr = (BYTE)((addr >> 8) & 0x00ff);
    0F07: 62 D0 00 MOV   REG[0xD0],0x0
    0F0A: 52 FB    MOV   A,[X-5]
    0F0C: 54 01    MOV   [X+1],A
(0192) 	loAddr = (BYTE)(addr & 0x00ff);
    0F0E: 52 FC    MOV   A,[X-4]
    0F10: 54 02    MOV   [X+2],A
(0193) 	/************** do SPI SRAM sequential write stuff **************/
(0194) 		// Make sure the TX buffer is empty (it should be but let's be proper)
(0195) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0F12: 10       PUSH  X
    0F13: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0F16: 20       POP   X
    0F17: 62 D0 00 MOV   REG[0xD0],0x0
    0F1A: 53 88    MOV   [__r0],A
    0F1C: 47 88 10 TST   [__r0],0x10
    0F1F: AF F2    JZ    0x0F12
(0196) 	// SPI transfers begin by bringing CS LOW
(0197) 	nCS_LOW;
    0F21: 41 04 FB AND   REG[0x4],0xFB
(0198) 	// Send the Status Register Write command
(0199) 	SPIM_SendTxData(SPIRAM_WRITE);
    0F24: 10       PUSH  X
    0F25: 50 02    MOV   A,0x2
    0F27: 7C 06 F0 LCALL _SPIM_SendTxData
    0F2A: 20       POP   X
(0200) 	// It will be almost immediately loaded into the TX shift register, freeing
(0201) 	// up the TX buffer, and the SPIM module will start transmission.
(0202) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0F2B: 10       PUSH  X
    0F2C: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0F2F: 20       POP   X
    0F30: 62 D0 00 MOV   REG[0xD0],0x0
    0F33: 53 88    MOV   [__r0],A
    0F35: 47 88 10 TST   [__r0],0x10
    0F38: AF F2    JZ    0x0F2B
(0203) 	// Prime the TX buffer for the next byte by loading it with the new status
(0204) 	// register byte while the first byte is still transmitting.
(0205) 	SPIM_SendTxData(hiAddr);
    0F3A: 10       PUSH  X
    0F3B: 52 01    MOV   A,[X+1]
    0F3D: 7C 06 F0 LCALL _SPIM_SendTxData
    0F40: 20       POP   X
(0206) 	// Wait for the first TX/RX cycle to finish. We don't care what we read.
(0207) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0F41: 10       PUSH  X
    0F42: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0F45: 20       POP   X
    0F46: 62 D0 00 MOV   REG[0xD0],0x0
    0F49: 53 88    MOV   [__r0],A
    0F4B: 47 88 20 TST   [__r0],0x20
    0F4E: AF F2    JZ    0x0F41
(0208) 	// Reading the data clears the RX_BUFFER_FULL flag, even if we don't want it.
(0209) 	SPIM_bReadRxData(); // ignore byte from SPIRAM_WRITE_STATUS_REG TX
    0F50: 10       PUSH  X
    0F51: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0F54: 20       POP   X
    0F55: 62 D0 00 MOV   REG[0xD0],0x0
(0210) 	// Wait for the second TX/RX cycle to finish so that we know that the entire
(0211) 	// two byte transaction is finished.
(0212) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0F58: 10       PUSH  X
    0F59: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0F5C: 20       POP   X
    0F5D: 62 D0 00 MOV   REG[0xD0],0x0
    0F60: 53 88    MOV   [__r0],A
    0F62: 47 88 20 TST   [__r0],0x20
    0F65: AF F2    JZ    0x0F58
(0213) 	SPIM_bReadRxData(); // We don't care about this read either
    0F67: 10       PUSH  X
    0F68: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0F6B: 20       POP   X
    0F6C: 62 D0 00 MOV   REG[0xD0],0x0
(0214) 	
(0215) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0F6F: 10       PUSH  X
    0F70: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0F73: 20       POP   X
    0F74: 62 D0 00 MOV   REG[0xD0],0x0
    0F77: 53 88    MOV   [__r0],A
    0F79: 47 88 10 TST   [__r0],0x10
    0F7C: AF F2    JZ    0x0F6F
(0216) 	// Send the Status Register Write command
(0217) 	SPIM_SendTxData(loAddr);
    0F7E: 10       PUSH  X
    0F7F: 52 02    MOV   A,[X+2]
    0F81: 7C 06 F0 LCALL _SPIM_SendTxData
    0F84: 20       POP   X
(0218) 	// It will be almost immediately loaded into the TX shift register, freeing
(0219) 	// up the TX buffer, and the SPIM module will start transmission.
(0220) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0F85: 10       PUSH  X
    0F86: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0F89: 20       POP   X
    0F8A: 62 D0 00 MOV   REG[0xD0],0x0
    0F8D: 53 88    MOV   [__r0],A
    0F8F: 47 88 20 TST   [__r0],0x20
    0F92: AF F2    JZ    0x0F85
(0221) 	SPIM_bReadRxData(); // We don't care about this read either
    0F94: 10       PUSH  X
    0F95: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0F98: 20       POP   X
    0F99: 62 D0 00 MOV   REG[0xD0],0x0
(0222) 	
(0223) 	for (i = 0; i < count; ++i)
    0F9C: 56 00 00 MOV   [X+0],0x0
    0F9F: 80 43    JMP   0x0FE3
(0224) 	{
(0225) 		while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0FA1: 10       PUSH  X
    0FA2: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0FA5: 20       POP   X
    0FA6: 62 D0 00 MOV   REG[0xD0],0x0
    0FA9: 53 88    MOV   [__r0],A
    0FAB: 47 88 10 TST   [__r0],0x10
    0FAE: AF F2    JZ    0x0FA1
(0226) 		// Send the Status Register Write command
(0227) 		SPIM_SendTxData(out[i]);
    0FB0: 52 00    MOV   A,[X+0]
    0FB2: 53 87    MOV   [__r1],A
    0FB4: 55 88 00 MOV   [__r0],0x0
    0FB7: 52 FA    MOV   A,[X-6]
    0FB9: 04 87    ADD   [__r1],A
    0FBB: 52 F9    MOV   A,[X-7]
    0FBD: 0C 88    ADC   [__r0],A
    0FBF: 51 88    MOV   A,[__r0]
    0FC1: 60 D4    MOV   REG[0xD4],A
    0FC3: 3E 87    MVI   A,[__r1]
    0FC5: 10       PUSH  X
    0FC6: 7C 06 F0 LCALL _SPIM_SendTxData
    0FC9: 20       POP   X
(0228) 		// It will be almost immediately loaded into the TX shift register, freeing
(0229) 		// up the TX buffer, and the SPIM module will start transmission.
(0230) 		while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0FCA: 10       PUSH  X
    0FCB: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    0FCE: 20       POP   X
    0FCF: 62 D0 00 MOV   REG[0xD0],0x0
    0FD2: 53 88    MOV   [__r0],A
    0FD4: 47 88 20 TST   [__r0],0x20
    0FD7: AF F2    JZ    0x0FCA
(0231) 		SPIM_bReadRxData(); // We don't care about this read either
    0FD9: 10       PUSH  X
    0FDA: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    0FDD: 20       POP   X
    0FDE: 62 D0 00 MOV   REG[0xD0],0x0
(0232) 			
(0233) 	}
    0FE1: 77 00    INC   [X+0]
    0FE3: 52 00    MOV   A,[X+0]
    0FE5: 3B F8    CMP   A,[X-8]
    0FE7: CF B9    JC    0x0FA1
(0234) 	nCS_HIGH;
    0FE9: 43 04 04 OR    REG[0x4],0x4
    0FEC: 38 FD    ADD   SP,0xFD
    0FEE: 20       POP   X
    0FEF: 7F       RET   
(0235) }
(0236) 
(0237) // Read "count" bytes starting at address "addr" into array "in"
(0238) // The M8C is limited to 256 byte pages. This limits the maximum
(0239) // array size to 256 bytes, which means that "count" is only useful
(0240) // as a BYTE.
(0241) // NOTE: This function assumes the SRAM has already been put in Sequential Mode
(0242) void SPIRAM_ReadArray(WORD addr, BYTE *in, BYTE count)
(0243) {
_SPIRAM_ReadArray:
  loAddr               --> X+2
  hiAddr               --> X+1
  i                    --> X+0
  count                --> X-8
  in                   --> X-7
  addr                 --> X-5
    0FF0: 10       PUSH  X
    0FF1: 4F       MOV   X,SP
    0FF2: 38 03    ADD   SP,0x3
(0244) 	BYTE hiAddr;
(0245) 	BYTE loAddr;
(0246) 	BYTE i;
(0247) 	
(0248) 	// If some clown tries to write 0 bytes, just return.
(0249) 	// XXX - Always beware of clowns!
(0250) 	if (!count)
    0FF4: 3D F8 00 CMP   [X-8],0x0
    0FF7: B0 03    JNZ   0x0FFB
(0251) 		return;
    0FF9: 80 EC    JMP   0x10E6
(0252) 	// Break the SRAM word address into two bytes
(0253) 	hiAddr = (BYTE)((addr >> 8) & 0x00ff);
    0FFB: 62 D0 00 MOV   REG[0xD0],0x0
    0FFE: 52 FB    MOV   A,[X-5]
    1000: 54 01    MOV   [X+1],A
(0254) 	loAddr = (BYTE)(addr & 0x00ff);
    1002: 52 FC    MOV   A,[X-4]
    1004: 54 02    MOV   [X+2],A
(0255) 	/************** do SPI SRAM sequential read stuff **************/
(0256) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    1006: 10       PUSH  X
    1007: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    100A: 20       POP   X
    100B: 62 D0 00 MOV   REG[0xD0],0x0
    100E: 53 88    MOV   [__r0],A
    1010: 47 88 10 TST   [__r0],0x10
    1013: AF F2    JZ    0x1006
(0257) 	// SPI transfers begin by bringing CS LOW
(0258) 	nCS_LOW;
    1015: 41 04 FB AND   REG[0x4],0xFB
(0259) 	// Send the Status Register Write command
(0260) 	SPIM_SendTxData(SPIRAM_READ);
    1018: 10       PUSH  X
    1019: 50 03    MOV   A,0x3
    101B: 7C 06 F0 LCALL _SPIM_SendTxData
    101E: 20       POP   X
(0261) 	// It will be almost immediately loaded into the TX shift register, freeing
(0262) 	// up the TX buffer, and the SPIM module will start transmission.
(0263) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    101F: 10       PUSH  X
    1020: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    1023: 20       POP   X
    1024: 62 D0 00 MOV   REG[0xD0],0x0
    1027: 53 88    MOV   [__r0],A
    1029: 47 88 10 TST   [__r0],0x10
    102C: AF F2    JZ    0x101F
(0264) 	// Prime the TX buffer for the next byte by loading it with the new status
(0265) 	// register byte while the first byte is still transmitting.
(0266) 	SPIM_SendTxData(hiAddr);
    102E: 10       PUSH  X
    102F: 52 01    MOV   A,[X+1]
    1031: 7C 06 F0 LCALL _SPIM_SendTxData
    1034: 20       POP   X
(0267) 	// Wait for the first TX/RX cycle to finish. We don't care what we read.
(0268) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    1035: 10       PUSH  X
    1036: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    1039: 20       POP   X
    103A: 62 D0 00 MOV   REG[0xD0],0x0
    103D: 53 88    MOV   [__r0],A
    103F: 47 88 20 TST   [__r0],0x20
    1042: AF F2    JZ    0x1035
(0269) 	// Reading the data clears the RX_BUFFER_FULL flag, even if we don't want it.
(0270) 	SPIM_bReadRxData(); // ignore byte from SPIRAM_WRITE_STATUS_REG TX
    1044: 10       PUSH  X
    1045: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    1048: 20       POP   X
    1049: 62 D0 00 MOV   REG[0xD0],0x0
(0271) 	// Wait for the second TX/RX cycle to finish so that we know that the entire
(0272) 	// two byte transaction is finished.
(0273) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    104C: 10       PUSH  X
    104D: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    1050: 20       POP   X
    1051: 62 D0 00 MOV   REG[0xD0],0x0
    1054: 53 88    MOV   [__r0],A
    1056: 47 88 20 TST   [__r0],0x20
    1059: AF F2    JZ    0x104C
(0274) 	SPIM_bReadRxData(); // We don't care about this read either
    105B: 10       PUSH  X
    105C: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    105F: 20       POP   X
    1060: 62 D0 00 MOV   REG[0xD0],0x0
(0275) 	
(0276) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    1063: 10       PUSH  X
    1064: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    1067: 20       POP   X
    1068: 62 D0 00 MOV   REG[0xD0],0x0
    106B: 53 88    MOV   [__r0],A
    106D: 47 88 10 TST   [__r0],0x10
    1070: AF F2    JZ    0x1063
(0277) 	// Send the Status Register Write command
(0278) 	SPIM_SendTxData(loAddr);
    1072: 10       PUSH  X
    1073: 52 02    MOV   A,[X+2]
    1075: 7C 06 F0 LCALL _SPIM_SendTxData
    1078: 20       POP   X
(0279) 	// It will be almost immediately loaded into the TX shift register, freeing
(0280) 	// up the TX buffer, and the SPIM module will start transmission.
(0281) 	while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    1079: 10       PUSH  X
    107A: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    107D: 20       POP   X
    107E: 62 D0 00 MOV   REG[0xD0],0x0
    1081: 53 88    MOV   [__r0],A
    1083: 47 88 20 TST   [__r0],0x20
    1086: AF F2    JZ    0x1079
(0282) 	SPIM_bReadRxData(); // We don't care about this read either
    1088: 10       PUSH  X
    1089: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    108C: 20       POP   X
    108D: 62 D0 00 MOV   REG[0xD0],0x0
(0283) 	
(0284) 	for (i = 0; i < count; ++i)
    1090: 56 00 00 MOV   [X+0],0x0
    1093: 80 49    JMP   0x10DD
(0285) 	{
(0286) 		while(!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    1095: 10       PUSH  X
    1096: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    1099: 20       POP   X
    109A: 62 D0 00 MOV   REG[0xD0],0x0
    109D: 53 88    MOV   [__r0],A
    109F: 47 88 10 TST   [__r0],0x10
    10A2: AF F2    JZ    0x1095
(0287) 		// Send the Status Register Write command
(0288) 		SPIM_SendTxData(SPIRAM_DUMMY_BYTE);
    10A4: 10       PUSH  X
    10A5: 50 00    MOV   A,0x0
    10A7: 7C 06 F0 LCALL _SPIM_SendTxData
    10AA: 20       POP   X
(0289) 		// It will be almost immediately loaded into the TX shift register, freeing
(0290) 		// up the TX buffer, and the SPIM module will start transmission.
(0291) 		while(!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    10AB: 10       PUSH  X
    10AC: 7C 06 F6 LCALL _bSPIM_ReadStatus|SPIM_bReadStatus|bSPIM_ReadStatus|_SPIM_bReadStatus
    10AF: 20       POP   X
    10B0: 62 D0 00 MOV   REG[0xD0],0x0
    10B3: 53 88    MOV   [__r0],A
    10B5: 47 88 20 TST   [__r0],0x20
    10B8: AF F2    JZ    0x10AB
(0292) 		in[i] = SPIM_bReadRxData(); // We don't care about this read either
    10BA: 10       PUSH  X
    10BB: 7C 06 F3 LCALL bSPIM_ReadRxData|SPIM_bReadRxData|_bSPIM_ReadRxData|_SPIM_bReadRxData
    10BE: 20       POP   X
    10BF: 62 D0 00 MOV   REG[0xD0],0x0
    10C2: 53 88    MOV   [__r0],A
    10C4: 52 00    MOV   A,[X+0]
    10C6: 53 85    MOV   [__r3],A
    10C8: 55 86 00 MOV   [__r2],0x0
    10CB: 52 FA    MOV   A,[X-6]
    10CD: 04 85    ADD   [__r3],A
    10CF: 52 F9    MOV   A,[X-7]
    10D1: 0C 86    ADC   [__r2],A
    10D3: 51 86    MOV   A,[__r2]
    10D5: 60 D5    MOV   REG[0xD5],A
    10D7: 51 88    MOV   A,[__r0]
    10D9: 3F 85    MVI   [__r3],A
(0293) 			
(0294) 	}
    10DB: 77 00    INC   [X+0]
    10DD: 52 00    MOV   A,[X+0]
    10DF: 3B F8    CMP   A,[X-8]
    10E1: CF B3    JC    0x1095
(0295) 	nCS_HIGH;
    10E3: 43 04 04 OR    REG[0x4],0x4
    10E6: 38 FD    ADD   SP,0xFD
    10E8: 20       POP   X
    10E9: 7F       RET   
