# Verilog-Sudoku-Solver-Project
This repository contain the verilog code that solves a sudoku using full house and naked pair techniques, the constraint file is for Nexys 4 DDR FPGA board.
