Directory structure:
hsi/ - "Hardware Software Interface" contains FSBL (First Stage Boot Loader) and DTS (Design Tree) builds
rtl/ - Verilog (SystemVerilog) "Register-Transfer Level"
sdc/ - "Synopsys Design Constraints" contains Xilinx design constraints
sim/ - simulation scripts
syn/ - synthesys using Vivado
tbn/ - Verilog (SystemVerilog) "test bench"
