INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/onatb/ALU/ALU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/onatb/ALU/ALU.srcs/sources_1/new/add_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_sub'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/onatb/ALU/ALU.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/onatb/ALU/ALU.srcs/sources_1/new/logic_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/onatb/ALU/ALU.srcs/sources_1/new/multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/onatb/ALU/ALU.srcs/sources_1/new/shift_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/onatb/ALU/ALU.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
