// Seed: 4250667659
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    input wand id_5
);
  wire id_7;
  assign module_1.id_2 = 0;
  assign id_7 = id_0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2,
    output tri0 id_3
);
  assign id_3 = 1'd0 || id_0 || -1;
  wire [1 'd0 : 1] id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wire  id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
