{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650819634462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819634463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:00:34 2022 " "Processing started: Sun Apr 24 12:00:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819634463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819634463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTRT -c RTRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTRT -c RTRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819634463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650819634963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650819634963 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/as85/Desktop/RTRT/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650819641775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/as85/Desktop/RTRT/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819641776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819641776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819641781 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Found entity 2: sdram" {  } { { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819641781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819641781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 RTRT.sv(15) " "Verilog HDL Declaration information at RTRT.sv(15): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650819641784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTRT " "Found entity 1: RTRT" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819641785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819641785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819641789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819641789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocm " "Found entity 1: ocm" {  } { { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819641793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819641793 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(318) " "Verilog HDL or VHDL warning at sdram.v(318): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650819641794 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(328) " "Verilog HDL or VHDL warning at sdram.v(328): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650819641794 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(338) " "Verilog HDL or VHDL warning at sdram.v(338): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650819641794 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(682) " "Verilog HDL or VHDL warning at sdram.v(682): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650819641795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTRT " "Elaborating entity \"RTRT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650819641868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 RTRT.sv(80) " "Verilog HDL assignment warning at RTRT.sv(80): truncated value with size 32 to match size of target (25)" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650819641869 "|RTRT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RTRT.sv(96) " "Verilog HDL assignment warning at RTRT.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650819641869 "|RTRT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 RTRT.sv(99) " "Verilog HDL assignment warning at RTRT.sv(99): truncated value with size 32 to match size of target (25)" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650819641869 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 RTRT.sv(16) " "Output port \"HEX1\" at RTRT.sv(16) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 RTRT.sv(17) " "Output port \"HEX2\" at RTRT.sv(17) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 RTRT.sv(18) " "Output port \"HEX3\" at RTRT.sv(18) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 RTRT.sv(19) " "Output port \"HEX4\" at RTRT.sv(19) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 RTRT.sv(20) " "Output port \"HEX5\" at RTRT.sv(20) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G RTRT.sv(39) " "Output port \"VGA_G\" at RTRT.sv(39) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B RTRT.sv(41) " "Output port \"VGA_B\" at RTRT.sv(41) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS RTRT.sv(36) " "Output port \"VGA_HS\" at RTRT.sv(36) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS RTRT.sv(37) " "Output port \"VGA_VS\" at RTRT.sv(37) has no driver" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650819641871 "|RTRT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:SDRAM_PLL " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:SDRAM_PLL\"" {  } { { "RTRT.sv" "SDRAM_PLL" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "C:/Users/as85/Desktop/RTRT/sdram_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1000 " "Parameter \"clk1_phase_shift\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819641937 ""}  } { { "sdram_pll.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650819641937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll1 " "Found entity 1: sdram_pll_altpll1" {  } { { "db/sdram_pll_altpll1.v" "" { Text "C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819641979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819641979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll1 sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated " "Elaborating entity \"sdram_pll_altpll1\" for hierarchy \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0\"" {  } { { "RTRT.sv" "hex0" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:SDRAM " "Elaborating entity \"sdram\" for hierarchy \"sdram:SDRAM\"" {  } { { "RTRT.sv" "SDRAM" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module sdram:SDRAM\|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module " "Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"sdram:SDRAM\|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_lab7_soc_sdram_input_efifo_module" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocm ocm:ONCHIP " "Elaborating entity \"ocm\" for hierarchy \"ocm:ONCHIP\"" {  } { { "RTRT.sv" "ONCHIP" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819641997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ocm:ONCHIP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ocm:ONCHIP\|altsyncram:altsyncram_component\"" {  } { { "ocm.v" "altsyncram_component" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819642047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ocm:ONCHIP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ocm:ONCHIP\|altsyncram:altsyncram_component\"" {  } { { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819642048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ocm:ONCHIP\|altsyncram:altsyncram_component " "Instantiated megafunction \"ocm:ONCHIP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650819642048 ""}  } { { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650819642048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndh2 " "Found entity 1: altsyncram_ndh2" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819642105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819642105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndh2 ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated " "Elaborating entity \"altsyncram_ndh2\" for hierarchy \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819642106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819642149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819642149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|decode_h7a:decode2 " "Elaborating entity \"decode_h7a\" for hierarchy \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|decode_h7a:decode2\"" {  } { { "db/altsyncram_ndh2.tdf" "decode2" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819642151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/mux_g3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650819642193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819642193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g3b ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|mux_g3b:mux4 " "Elaborating entity \"mux_g3b\" for hierarchy \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|mux_g3b:mux4\"" {  } { { "db/altsyncram_ndh2.tdf" "mux4" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819642194 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a3 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a4 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a5 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a6 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a7 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a8 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a9 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a10 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a11 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a12 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a13 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a14 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a15 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a19 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a20 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a21 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a22 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a23 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a24 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a25 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a26 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a27 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a28 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a29 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a30 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a31 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a35 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a36 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a37 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a38 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a39 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a40 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a41 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a42 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a43 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a44 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a45 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a46 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a47 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a51 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a52 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a53 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a54 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a55 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a56 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a57 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a58 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a59 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a60 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a61 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a62 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a63 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a67 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a68 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a69 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a70 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a71 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a72 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a73 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a74 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a75 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a76 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a77 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a78 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a79 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a83 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a84 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a85 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a86 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a87 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a88 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2954 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a89 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 2987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a90 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a91 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a92 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a93 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a94 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a95 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a99 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a100 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a101 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a102 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a103 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a104 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a105 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a106 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a107 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a108 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a109 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a110 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a111 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a115 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a116 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a117 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a118 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a119 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 3977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a120 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a121 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a122 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4076 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a123 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a124 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a125 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a126 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a127 " "Synthesized away node \"ocm:ONCHIP\|altsyncram:altsyncram_component\|altsyncram_ndh2:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_ndh2.tdf" "" { Text "C:/Users/as85/Desktop/RTRT/db/altsyncram_ndh2.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ocm.v" "" { Text "C:/Users/as85/Desktop/RTRT/ocm.v" 97 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819642290 "|RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_ndh2:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1650819642290 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1650819642290 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650819642743 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 442 -1 0 } } { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 356 -1 0 } } { "sdram.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650819642755 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650819642755 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650819642875 "|RTRT|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650819642875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650819642932 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650819643322 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643340 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1650819643340 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab7 24 " "Ignored 24 assignments for entity \"lab7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab7 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819643341 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1650819643341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/as85/Desktop/RTRT/output_files/RTRT.map.smsg " "Generated suppressed messages file C:/Users/as85/Desktop/RTRT/output_files/RTRT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819643386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650819643492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650819643492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650819643571 "|RTRT|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650819643571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "654 " "Implemented 654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650819643571 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650819643571 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650819643571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "505 " "Implemented 505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650819643571 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650819643571 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1650819643571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650819643571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819643594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:00:43 2022 " "Processing ended: Sun Apr 24 12:00:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819643594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819643594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819643594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650819643594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650819644797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819644798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:00:44 2022 " "Processing started: Sun Apr 24 12:00:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819644798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650819644798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RTRT -c RTRT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RTRT -c RTRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650819644798 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650819644940 ""}
{ "Info" "0" "" "Project  = RTRT" {  } {  } 0 0 "Project  = RTRT" 0 0 "Fitter" 0 0 1650819644940 ""}
{ "Info" "0" "" "Revision = RTRT" {  } {  } 0 0 "Revision = RTRT" 0 0 "Fitter" 0 0 1650819644940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650819645011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650819645012 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RTRT 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"RTRT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650819645021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650819645051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650819645051 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll1.v" "" { Text "C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650819645097 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 36 1000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 36 degrees (1000 ps) for sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll1.v" "" { Text "C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650819645097 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1650819645097 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650819645213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650819645221 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650819645489 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650819645489 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 2202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650819645492 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650819645492 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650819645492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650819645492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650819645492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650819645492 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650819645493 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650819645531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RTRT.sdc " "Synopsys Design Constraints File file not found: 'RTRT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650819646287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650819646287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650819646288 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1650819646289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650819646293 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1650819646293 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650819646294 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650819646329 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650819646329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650819646329 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650819646329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650819646726 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650819646727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650819646727 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650819646728 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650819646736 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650819646736 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1650819646736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650819646737 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650819646738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650819646738 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650819646739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650819647074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 I/O Input Buffer " "Packed 8 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650819647075 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 I/O Output Buffer " "Packed 50 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650819647075 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "35 " "Created 35 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1650819647075 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650819647075 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll1.v" "" { Text "C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "C:/Users/as85/Desktop/RTRT/sdram_pll.v" 107 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 55 0 0 } } { "RTRT.sv" "" { Text "C:/Users/as85/Desktop/RTRT/RTRT.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1650819647198 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650819647247 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1650819647247 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650819647249 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650819647252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650819648188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650819648292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650819648315 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650819649839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650819649840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650819650452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X67_Y22 X78_Y32 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32" {  } { { "loc" "" { Generic "C:/Users/as85/Desktop/RTRT/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32"} { { 12 { 0 ""} 67 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650819651718 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650819651718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650819652211 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650819652211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650819652213 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650819652360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650819652371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650819652786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650819652786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650819653476 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650819654246 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650819654517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/as85/Desktop/RTRT/output_files/RTRT.fit.smsg " "Generated suppressed messages file C:/Users/as85/Desktop/RTRT/output_files/RTRT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650819654594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5824 " "Peak virtual memory: 5824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819654987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:00:54 2022 " "Processing ended: Sun Apr 24 12:00:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819654987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819654987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819654987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650819654987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650819655973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819655973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:00:55 2022 " "Processing started: Sun Apr 24 12:00:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819655973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650819655973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RTRT -c RTRT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RTRT -c RTRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650819655973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650819656248 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650819657525 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650819657614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819658335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:00:58 2022 " "Processing ended: Sun Apr 24 12:00:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819658335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819658335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819658335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650819658335 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650819658935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650819659480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819659480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:00:59 2022 " "Processing started: Sun Apr 24 12:00:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819659480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650819659480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RTRT -c RTRT " "Command: quartus_sta RTRT -c RTRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650819659480 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650819659620 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659673 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1650819659673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab7 24 " "Ignored 24 assignments for entity \"lab7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab7 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1650819659675 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1650819659675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650819659987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650819659987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819660018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819660019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RTRT.sdc " "Synopsys Design Constraints File file not found: 'RTRT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650819660229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819660229 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650819660230 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650819660230 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 36.00 -duty_cycle 50.00 -name \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 36.00 -duty_cycle 50.00 -name \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650819660230 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650819660230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819660230 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1650819660231 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650819660234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650819660234 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650819660235 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650819660242 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650819660249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650819660251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.198 " "Worst-case setup slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -1.718 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.198              -1.718 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.213               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.213               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819660253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.323               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819660257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650819660259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650819660260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.667 " "Worst-case minimum pulse width slack is 4.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.667               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.710               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.851               0.000 CLK  " "    9.851               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819660262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819660262 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650819660272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650819660289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650819661028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650819661104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650819661113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.115 " "Worst-case setup slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.720 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.115              -0.720 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.714               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.714               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819661114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.290               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.306               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819661118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650819661120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650819661121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.685 " "Worst-case minimum pulse width slack is 4.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.685               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.685               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.688               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.688               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.798               0.000 CLK  " "    9.798               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819661123 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650819661133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650819661268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.443 " "Worst-case setup slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.443               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.164               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.164               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819661272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.141               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819661275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650819661277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650819661279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.710 " "Worst-case minimum pulse width slack is 4.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.710               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.720               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.720               0.000 SDRAM_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.660               0.000 CLK  " "    9.660               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650819661281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650819661281 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650819662129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650819662130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 54 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819662173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:01:02 2022 " "Processing ended: Sun Apr 24 12:01:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819662173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819662173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819662173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650819662173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650819663125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819663125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:01:03 2022 " "Processing started: Sun Apr 24 12:01:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819663125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650819663125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RTRT -c RTRT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RTRT -c RTRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650819663125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650819663678 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1650819663710 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RTRT.vo C:/Users/as85/Desktop/RTRT/simulation/modelsim/ simulation " "Generated file RTRT.vo in folder \"C:/Users/as85/Desktop/RTRT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650819663848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819663882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:01:03 2022 " "Processing ended: Sun Apr 24 12:01:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819663882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819663882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819663882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650819663882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1650819664807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819664807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:01:04 2022 " "Processing started: Sun Apr 24 12:01:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819664807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819664807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RTRT -c RTRT --netlist_type=sgate " "Command: quartus_npp RTRT -c RTRT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819664807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650819664985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819665071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:01:05 2022 " "Processing ended: Sun Apr 24 12:01:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819665071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819665071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819665071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819665071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819665934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819665934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:01:05 2022 " "Processing started: Sun Apr 24 12:01:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819665934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819665934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RTRT -c RTRT --netlist_type=atom_map " "Command: quartus_npp RTRT -c RTRT --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819665935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650819666116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819666156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:01:06 2022 " "Processing ended: Sun Apr 24 12:01:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819666156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819666156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819666156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819666156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819667020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650819667021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 12:01:06 2022 " "Processing started: Sun Apr 24 12:01:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650819667021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819667021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RTRT -c RTRT --netlist_type=atom_fit " "Command: quartus_npp RTRT -c RTRT --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819667021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650819667204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650819667245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 12:01:07 2022 " "Processing ended: Sun Apr 24 12:01:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650819667245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650819667245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650819667245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819667245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 362 s " "Quartus Prime Full Compilation was successful. 0 errors, 362 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650819667813 ""}
