
module LAB4_TN3(
  input [3:0] bcd,
  input clock,
  input rst,
  output reg [6:0] seg); 
  
  always_ff@(posedge clk)
	begin
     i = i + 1;
     if (i == 25 000 000) begin
           out = ~ out;
           i = 0;
     end
	end
  
  
  if (rst == 1) begin
     	bcd = 3'b000;
       end
  
    always @(bcd)
    begin
        case (bcd) //case statement
            0 : seg = 7'b0000001;
            1 : seg = 7'b1001111;
            2 : seg = 7'b0010010;
            3 : seg = 7'b0000110;
            4 : seg = 7'b1001100;
            5 : seg = 7'b0100100;
            6 : seg = 7'b0100000;
            7 : seg = 7'b0001111;
            8 : seg = 7'b0000000;
            9 : seg = 7'b0000100;
            default : seg = 7'b1111111; 
        endcase
    end
    
endmodule