# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 28 2022 15:43:23

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 60.84 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 102.81 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           483564      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11103       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  202          clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            3706         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            3716         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  15430         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  15823         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  16122         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            12484         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            12298         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  574         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -2827       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2807       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  14853                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  15235                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout  15442                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            9615                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            9615                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_15_23_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_15_23_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_15_23_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2287/I                                   Odrv12                         0              1420  RISE       1
I__2287/O                                   Odrv12                       724              2143  RISE       1
I__2288/I                                   Span12Mux_v                    0              2143  RISE       1
I__2288/O                                   Span12Mux_v                  724              2867  RISE       1
I__2289/I                                   Span12Mux_v                    0              2867  RISE       1
I__2289/O                                   Span12Mux_v                  724              3590  RISE       1
I__2290/I                                   Span12Mux_h                    0              3590  RISE       1
I__2290/O                                   Span12Mux_h                  724              4314  RISE       1
I__2291/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2291/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2292/I                                   LocalMux                       0              4665  RISE       1
I__2292/O                                   LocalMux                     486              5151  RISE       1
I__2293/I                                   IoInMux                        0              5151  RISE       1
I__2293/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6801/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6801/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6802/I                                   GlobalMux                      0              6443  RISE       1
I__6802/O                                   GlobalMux                    227              6671  RISE       1
I__6804/I                                   ClkMux                         0              6671  RISE       1
I__6804/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_15_23_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_15_23_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__6807/I                                     LocalMux                       0              7922  60143  RISE       1
I__6807/O                                     LocalMux                     486              8407  60143  RISE       1
I__6809/I                                     InMux                          0              8407  60143  RISE       1
I__6809/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_23_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2287/I                                   Odrv12                         0              1420  RISE       1
I__2287/O                                   Odrv12                       724              2143  RISE       1
I__2288/I                                   Span12Mux_v                    0              2143  RISE       1
I__2288/O                                   Span12Mux_v                  724              2867  RISE       1
I__2289/I                                   Span12Mux_v                    0              2867  RISE       1
I__2289/O                                   Span12Mux_v                  724              3590  RISE       1
I__2290/I                                   Span12Mux_h                    0              3590  RISE       1
I__2290/O                                   Span12Mux_h                  724              4314  RISE       1
I__2291/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2291/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2292/I                                   LocalMux                       0              4665  RISE       1
I__2292/O                                   LocalMux                     486              5151  RISE       1
I__2293/I                                   IoInMux                        0              5151  RISE       1
I__2293/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6801/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6801/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6802/I                                   GlobalMux                      0              6443  RISE       1
I__6802/O                                   GlobalMux                    227              6671  RISE       1
I__6804/I                                   ClkMux                         0              6671  RISE       1
I__6804/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_23_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 60.84 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.cmd_q_4_LC_21_20_1/lcout
Path End         : u_app.out_data_q_5_LC_18_20_4/ce
Capture Clock    : u_app.out_data_q_5_LC_18_20_4/clk
Setup Constraint : 500000p
Path slack       : 483565p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5541
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505541

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5541
+ Clock To Q                                796
+ Data Path Delay                         15639
---------------------------------------   ----- 
End-of-path arrival time (ps)             21976
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6815/I                                       Odrv12                         0                 0  RISE       1
I__6815/O                                       Odrv12                       724               724  RISE       1
I__6817/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__6817/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__6818/I                                       Sp12to4                        0              1302  RISE       1
I__6818/O                                       Sp12to4                      631              1933  RISE       1
I__6819/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__6819/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__6820/I                                       IoSpan4Mux                     0              2233  RISE       1
I__6820/O                                       IoSpan4Mux                   424              2657  RISE       1
I__6821/I                                       IoSpan4Mux                     0              2657  RISE       1
I__6821/O                                       IoSpan4Mux                   424              3080  RISE       1
I__6822/I                                       LocalMux                       0              3080  RISE       1
I__6822/O                                       LocalMux                     486              3566  RISE       1
I__6823/I                                       IoInMux                        0              3566  RISE       1
I__6823/O                                       IoInMux                      382              3949  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3949  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4858  RISE     284
I__20707/I                                      gio2CtrlBuf                    0              4858  RISE       1
I__20707/O                                      gio2CtrlBuf                    0              4858  RISE       1
I__20708/I                                      GlobalMux                      0              4858  RISE       1
I__20708/O                                      GlobalMux                    227              5086  RISE       1
I__20747/I                                      ClkMux                         0              5086  RISE       1
I__20747/O                                      ClkMux                       455              5541  RISE       1
u_app.cmd_q_4_LC_21_20_1/clk                    LogicCell40_SEQ_MODE_1010      0              5541  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.cmd_q_4_LC_21_20_1/lcout                          LogicCell40_SEQ_MODE_1010    796              6337  483564  RISE       2
I__14792/I                                              Odrv4                          0              6337  483564  RISE       1
I__14792/O                                              Odrv4                        517              6853  483564  RISE       1
I__14794/I                                              LocalMux                       0              6853  483564  RISE       1
I__14794/O                                              LocalMux                     486              7339  483564  RISE       1
I__14796/I                                              InMux                          0              7339  483564  RISE       1
I__14796/O                                              InMux                        382              7722  483564  RISE       1
u_app.u_flash_spi.out_ready15_6_LC_22_19_0/in1          LogicCell40_SEQ_MODE_0000      0              7722  483564  RISE       1
u_app.u_flash_spi.out_ready15_6_LC_22_19_0/lcout        LogicCell40_SEQ_MODE_0000    589              8311  483564  RISE      12
I__19672/I                                              Odrv4                          0              8311  483564  RISE       1
I__19672/O                                              Odrv4                        517              8828  483564  RISE       1
I__19679/I                                              LocalMux                       0              8828  483564  RISE       1
I__19679/O                                              LocalMux                     486              9314  483564  RISE       1
I__19689/I                                              InMux                          0              9314  483564  RISE       1
I__19689/O                                              InMux                        382              9696  483564  RISE       1
u_app.u_flash_spi.out_ready17_LC_21_19_3/in0            LogicCell40_SEQ_MODE_0000      0              9696  483564  RISE       1
u_app.u_flash_spi.out_ready17_LC_21_19_3/lcout          LogicCell40_SEQ_MODE_0000    662             10358  483564  RISE      24
I__21297/I                                              LocalMux                       0             10358  483564  RISE       1
I__21297/O                                              LocalMux                     486             10843  483564  RISE       1
I__21302/I                                              InMux                          0             10843  483564  RISE       1
I__21302/O                                              InMux                        382             11226  483564  RISE       1
u_app.u_flash_spi.state_d_4_sqmuxa_2_LC_21_19_7/in1     LogicCell40_SEQ_MODE_0000      0             11226  483564  RISE       1
u_app.u_flash_spi.state_d_4_sqmuxa_2_LC_21_19_7/lcout   LogicCell40_SEQ_MODE_0000    589             11815  483564  RISE       1
I__13616/I                                              LocalMux                       0             11815  483564  RISE       1
I__13616/O                                              LocalMux                     486             12301  483564  RISE       1
I__13617/I                                              InMux                          0             12301  483564  RISE       1
I__13617/O                                              InMux                        382             12683  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_6_LC_20_19_7/in3         LogicCell40_SEQ_MODE_0000      0             12683  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_6_LC_20_19_7/lcout       LogicCell40_SEQ_MODE_0000    465             13149  483564  RISE       1
I__12197/I                                              Odrv4                          0             13149  483564  RISE       1
I__12197/O                                              Odrv4                        517             13665  483564  RISE       1
I__12198/I                                              Span4Mux_v                     0             13665  483564  RISE       1
I__12198/O                                              Span4Mux_v                   517             14182  483564  RISE       1
I__12199/I                                              LocalMux                       0             14182  483564  RISE       1
I__12199/O                                              LocalMux                     486             14668  483564  RISE       1
I__12200/I                                              InMux                          0             14668  483564  RISE       1
I__12200/O                                              InMux                        382             15051  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_19_15_0/in1         LogicCell40_SEQ_MODE_0000      0             15051  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_19_15_0/ltout       LogicCell40_SEQ_MODE_0000    558             15609  483564  FALL       1
I__11101/I                                              CascadeMux                     0             15609  483564  FALL       1
I__11101/O                                              CascadeMux                     0             15609  483564  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_19_15_1/in2    LogicCell40_SEQ_MODE_0000      0             15609  483564  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_19_15_1/lcout  LogicCell40_SEQ_MODE_0000    558             16167  483564  RISE       2
I__11274/I                                              Odrv4                          0             16167  483564  RISE       1
I__11274/O                                              Odrv4                        517             16684  483564  RISE       1
I__11276/I                                              Span4Mux_v                     0             16684  483564  RISE       1
I__11276/O                                              Span4Mux_v                   517             17201  483564  RISE       1
I__11278/I                                              LocalMux                       0             17201  483564  RISE       1
I__11278/O                                              LocalMux                     486             17686  483564  RISE       1
I__11280/I                                              InMux                          0             17686  483564  RISE       1
I__11280/O                                              InMux                        382             18069  483564  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_19_18_6/in0    LogicCell40_SEQ_MODE_0000      0             18069  483564  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_19_18_6/lcout  LogicCell40_SEQ_MODE_0000    662             18731  483564  RISE       8
I__11428/I                                              Odrv12                         0             18731  483564  RISE       1
I__11428/O                                              Odrv12                       724             19454  483564  RISE       1
I__11434/I                                              Sp12to4                        0             19454  483564  RISE       1
I__11434/O                                              Sp12to4                      631             20085  483564  RISE       1
I__11441/I                                              Span4Mux_v                     0             20085  483564  RISE       1
I__11441/O                                              Span4Mux_v                   517             20601  483564  RISE       1
I__11446/I                                              LocalMux                       0             20601  483564  RISE       1
I__11446/O                                              LocalMux                     486             21087  483564  RISE       1
I__11447/I                                              CEMux                          0             21087  483564  RISE       1
I__11447/O                                              CEMux                        889             21976  483564  RISE       1
u_app.out_data_q_5_LC_18_20_4/ce                        LogicCell40_SEQ_MODE_1010      0             21976  483564  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6815/I                                       Odrv12                         0                 0  RISE       1
I__6815/O                                       Odrv12                       724               724  RISE       1
I__6817/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__6817/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__6818/I                                       Sp12to4                        0              1302  RISE       1
I__6818/O                                       Sp12to4                      631              1933  RISE       1
I__6819/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__6819/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__6820/I                                       IoSpan4Mux                     0              2233  RISE       1
I__6820/O                                       IoSpan4Mux                   424              2657  RISE       1
I__6821/I                                       IoSpan4Mux                     0              2657  RISE       1
I__6821/O                                       IoSpan4Mux                   424              3080  RISE       1
I__6822/I                                       LocalMux                       0              3080  RISE       1
I__6822/O                                       LocalMux                     486              3566  RISE       1
I__6823/I                                       IoInMux                        0              3566  RISE       1
I__6823/O                                       IoInMux                      382              3949  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3949  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4858  RISE     284
I__20707/I                                      gio2CtrlBuf                    0              4858  RISE       1
I__20707/O                                      gio2CtrlBuf                    0              4858  RISE       1
I__20708/I                                      GlobalMux                      0              4858  RISE       1
I__20708/O                                      GlobalMux                    227              5086  RISE       1
I__20779/I                                      ClkMux                         0              5086  RISE       1
I__20779/O                                      ClkMux                       455              5541  RISE       1
u_app.out_data_q_5_LC_18_20_4/clk               LogicCell40_SEQ_MODE_1010      0              5541  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 102.81 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/clk
Setup Constraint : 20830p
Path slack       : 11103p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8342
---------------------------------------   ---- 
End-of-path arrival time (ps)             9820
 
Launch Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17302/I                                                                     GlobalMux                               0                 0  RISE       1
I__17302/O                                                                     GlobalMux                             227               227  RISE       1
I__17317/I                                                                     ClkMux                                  0               227  RISE       1
I__17317/O                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/lcout           LogicCell40_SEQ_MODE_1010    796              1478  11103  RISE       7
I__7856/I                                                                                 LocalMux                       0              1478  11103  RISE       1
I__7856/O                                                                                 LocalMux                     486              1964  11103  RISE       1
I__7860/I                                                                                 InMux                          0              1964  11103  RISE       1
I__7860/O                                                                                 InMux                        382              2346  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_er_RNISBVC_3_LC_16_14_4/in3                    LogicCell40_SEQ_MODE_0000      0              2346  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_er_RNISBVC_3_LC_16_14_4/lcout                  LogicCell40_SEQ_MODE_0000    465              2812  11103  RISE       1
I__7728/I                                                                                 LocalMux                       0              2812  11103  RISE       1
I__7728/O                                                                                 LocalMux                     486              3297  11103  RISE       1
I__7729/I                                                                                 InMux                          0              3297  11103  RISE       1
I__7729/O                                                                                 InMux                        382              3680  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNI945N1_0_LC_16_14_2/in3    LogicCell40_SEQ_MODE_0000      0              3680  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNI945N1_0_LC_16_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              4145  11103  RISE       1
I__7756/I                                                                                 Odrv4                          0              4145  11103  RISE       1
I__7756/O                                                                                 Odrv4                        517              4662  11103  RISE       1
I__7757/I                                                                                 LocalMux                       0              4662  11103  RISE       1
I__7757/O                                                                                 LocalMux                     486              5148  11103  RISE       1
I__7758/I                                                                                 InMux                          0              5148  11103  RISE       1
I__7758/O                                                                                 InMux                        382              5530  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIOMP14_1_LC_16_15_7/in0    LogicCell40_SEQ_MODE_0000      0              5530  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIOMP14_1_LC_16_15_7/lcout  LogicCell40_SEQ_MODE_0000    662              6192  11103  RISE       4
I__7745/I                                                                                 LocalMux                       0              6192  11103  RISE       1
I__7745/O                                                                                 LocalMux                     486              6678  11103  RISE       1
I__7747/I                                                                                 InMux                          0              6678  11103  RISE       1
I__7747/O                                                                                 InMux                        382              7060  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.m57_LC_15_14_5/in3                                       LogicCell40_SEQ_MODE_0000      0              7060  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.m57_LC_15_14_5/lcout                                     LogicCell40_SEQ_MODE_0000    465              7525  11103  RISE       6
I__7488/I                                                                                 LocalMux                       0              7525  11103  RISE       1
I__7488/O                                                                                 LocalMux                     486              8011  11103  RISE       1
I__7493/I                                                                                 InMux                          0              8011  11103  RISE       1
I__7493/O                                                                                 InMux                        382              8394  11103  RISE       1
I__7499/I                                                                                 CascadeMux                     0              8394  11103  RISE       1
I__7499/O                                                                                 CascadeMux                     0              8394  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIUE8A6_3_LC_14_14_0/in2    LogicCell40_SEQ_MODE_0000      0              8394  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIUE8A6_3_LC_14_14_0/lcout  LogicCell40_SEQ_MODE_0000    558              8952  11103  RISE       9
I__6267/I                                                                                 LocalMux                       0              8952  11103  RISE       1
I__6267/O                                                                                 LocalMux                     486              9438  11103  RISE       1
I__6269/I                                                                                 InMux                          0              9438  11103  RISE       1
I__6269/O                                                                                 InMux                        382              9820  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/in1             LogicCell40_SEQ_MODE_1010      0              9820  11103  RISE       1

Capture Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17302/I                                                                     GlobalMux                               0                 0  RISE       1
I__17302/O                                                                     GlobalMux                             227               227  RISE       1
I__17317/I                                                                     ClkMux                                  0               227  RISE       1
I__17317/O                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_15_23_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_15_23_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_15_23_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2287/I                                   Odrv12                         0              1420  RISE       1
I__2287/O                                   Odrv12                       724              2143  RISE       1
I__2288/I                                   Span12Mux_v                    0              2143  RISE       1
I__2288/O                                   Span12Mux_v                  724              2867  RISE       1
I__2289/I                                   Span12Mux_v                    0              2867  RISE       1
I__2289/O                                   Span12Mux_v                  724              3590  RISE       1
I__2290/I                                   Span12Mux_h                    0              3590  RISE       1
I__2290/O                                   Span12Mux_h                  724              4314  RISE       1
I__2291/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2291/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2292/I                                   LocalMux                       0              4665  RISE       1
I__2292/O                                   LocalMux                     486              5151  RISE       1
I__2293/I                                   IoInMux                        0              5151  RISE       1
I__2293/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6801/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6801/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6802/I                                   GlobalMux                      0              6443  RISE       1
I__6802/O                                   GlobalMux                    227              6671  RISE       1
I__6804/I                                   ClkMux                         0              6671  RISE       1
I__6804/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_15_23_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_15_23_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__6807/I                                     LocalMux                       0              7922  60143  RISE       1
I__6807/O                                     LocalMux                     486              8407  60143  RISE       1
I__6809/I                                     InMux                          0              8407  60143  RISE       1
I__6809/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_23_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2287/I                                   Odrv12                         0              1420  RISE       1
I__2287/O                                   Odrv12                       724              2143  RISE       1
I__2288/I                                   Span12Mux_v                    0              2143  RISE       1
I__2288/O                                   Span12Mux_v                  724              2867  RISE       1
I__2289/I                                   Span12Mux_v                    0              2867  RISE       1
I__2289/O                                   Span12Mux_v                  724              3590  RISE       1
I__2290/I                                   Span12Mux_h                    0              3590  RISE       1
I__2290/O                                   Span12Mux_h                  724              4314  RISE       1
I__2291/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2291/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2292/I                                   LocalMux                       0              4665  RISE       1
I__2292/O                                   LocalMux                     486              5151  RISE       1
I__2293/I                                   IoInMux                        0              5151  RISE       1
I__2293/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6801/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6801/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6802/I                                   GlobalMux                      0              6443  RISE       1
I__6802/O                                   GlobalMux                    227              6671  RISE       1
I__6804/I                                   ClkMux                         0              6671  RISE       1
I__6804/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_23_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/clk
Setup Constraint : 20830p
Path slack       : 11103p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8342
---------------------------------------   ---- 
End-of-path arrival time (ps)             9820
 
Launch Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17302/I                                                                     GlobalMux                               0                 0  RISE       1
I__17302/O                                                                     GlobalMux                             227               227  RISE       1
I__17317/I                                                                     ClkMux                                  0               227  RISE       1
I__17317/O                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/lcout           LogicCell40_SEQ_MODE_1010    796              1478  11103  RISE       7
I__7856/I                                                                                 LocalMux                       0              1478  11103  RISE       1
I__7856/O                                                                                 LocalMux                     486              1964  11103  RISE       1
I__7860/I                                                                                 InMux                          0              1964  11103  RISE       1
I__7860/O                                                                                 InMux                        382              2346  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_er_RNISBVC_3_LC_16_14_4/in3                    LogicCell40_SEQ_MODE_0000      0              2346  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_er_RNISBVC_3_LC_16_14_4/lcout                  LogicCell40_SEQ_MODE_0000    465              2812  11103  RISE       1
I__7728/I                                                                                 LocalMux                       0              2812  11103  RISE       1
I__7728/O                                                                                 LocalMux                     486              3297  11103  RISE       1
I__7729/I                                                                                 InMux                          0              3297  11103  RISE       1
I__7729/O                                                                                 InMux                        382              3680  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNI945N1_0_LC_16_14_2/in3    LogicCell40_SEQ_MODE_0000      0              3680  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNI945N1_0_LC_16_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              4145  11103  RISE       1
I__7756/I                                                                                 Odrv4                          0              4145  11103  RISE       1
I__7756/O                                                                                 Odrv4                        517              4662  11103  RISE       1
I__7757/I                                                                                 LocalMux                       0              4662  11103  RISE       1
I__7757/O                                                                                 LocalMux                     486              5148  11103  RISE       1
I__7758/I                                                                                 InMux                          0              5148  11103  RISE       1
I__7758/O                                                                                 InMux                        382              5530  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIOMP14_1_LC_16_15_7/in0    LogicCell40_SEQ_MODE_0000      0              5530  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIOMP14_1_LC_16_15_7/lcout  LogicCell40_SEQ_MODE_0000    662              6192  11103  RISE       4
I__7745/I                                                                                 LocalMux                       0              6192  11103  RISE       1
I__7745/O                                                                                 LocalMux                     486              6678  11103  RISE       1
I__7747/I                                                                                 InMux                          0              6678  11103  RISE       1
I__7747/O                                                                                 InMux                        382              7060  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.m57_LC_15_14_5/in3                                       LogicCell40_SEQ_MODE_0000      0              7060  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.m57_LC_15_14_5/lcout                                     LogicCell40_SEQ_MODE_0000    465              7525  11103  RISE       6
I__7488/I                                                                                 LocalMux                       0              7525  11103  RISE       1
I__7488/O                                                                                 LocalMux                     486              8011  11103  RISE       1
I__7493/I                                                                                 InMux                          0              8011  11103  RISE       1
I__7493/O                                                                                 InMux                        382              8394  11103  RISE       1
I__7499/I                                                                                 CascadeMux                     0              8394  11103  RISE       1
I__7499/O                                                                                 CascadeMux                     0              8394  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIUE8A6_3_LC_14_14_0/in2    LogicCell40_SEQ_MODE_0000      0              8394  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNIUE8A6_3_LC_14_14_0/lcout  LogicCell40_SEQ_MODE_0000    558              8952  11103  RISE       9
I__6267/I                                                                                 LocalMux                       0              8952  11103  RISE       1
I__6267/O                                                                                 LocalMux                     486              9438  11103  RISE       1
I__6269/I                                                                                 InMux                          0              9438  11103  RISE       1
I__6269/O                                                                                 InMux                        382              9820  11103  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/in1             LogicCell40_SEQ_MODE_1010      0              9820  11103  RISE       1

Capture Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17302/I                                                                     GlobalMux                               0                 0  RISE       1
I__17302/O                                                                     GlobalMux                             227               227  RISE       1
I__17317/I                                                                     ClkMux                                  0               227  RISE       1
I__17317/O                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.cmd_q_4_LC_21_20_1/lcout
Path End         : u_app.out_data_q_5_LC_18_20_4/ce
Capture Clock    : u_app.out_data_q_5_LC_18_20_4/clk
Setup Constraint : 500000p
Path slack       : 483565p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5541
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505541

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5541
+ Clock To Q                                796
+ Data Path Delay                         15639
---------------------------------------   ----- 
End-of-path arrival time (ps)             21976
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6815/I                                       Odrv12                         0                 0  RISE       1
I__6815/O                                       Odrv12                       724               724  RISE       1
I__6817/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__6817/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__6818/I                                       Sp12to4                        0              1302  RISE       1
I__6818/O                                       Sp12to4                      631              1933  RISE       1
I__6819/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__6819/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__6820/I                                       IoSpan4Mux                     0              2233  RISE       1
I__6820/O                                       IoSpan4Mux                   424              2657  RISE       1
I__6821/I                                       IoSpan4Mux                     0              2657  RISE       1
I__6821/O                                       IoSpan4Mux                   424              3080  RISE       1
I__6822/I                                       LocalMux                       0              3080  RISE       1
I__6822/O                                       LocalMux                     486              3566  RISE       1
I__6823/I                                       IoInMux                        0              3566  RISE       1
I__6823/O                                       IoInMux                      382              3949  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3949  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4858  RISE     284
I__20707/I                                      gio2CtrlBuf                    0              4858  RISE       1
I__20707/O                                      gio2CtrlBuf                    0              4858  RISE       1
I__20708/I                                      GlobalMux                      0              4858  RISE       1
I__20708/O                                      GlobalMux                    227              5086  RISE       1
I__20747/I                                      ClkMux                         0              5086  RISE       1
I__20747/O                                      ClkMux                       455              5541  RISE       1
u_app.cmd_q_4_LC_21_20_1/clk                    LogicCell40_SEQ_MODE_1010      0              5541  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.cmd_q_4_LC_21_20_1/lcout                          LogicCell40_SEQ_MODE_1010    796              6337  483564  RISE       2
I__14792/I                                              Odrv4                          0              6337  483564  RISE       1
I__14792/O                                              Odrv4                        517              6853  483564  RISE       1
I__14794/I                                              LocalMux                       0              6853  483564  RISE       1
I__14794/O                                              LocalMux                     486              7339  483564  RISE       1
I__14796/I                                              InMux                          0              7339  483564  RISE       1
I__14796/O                                              InMux                        382              7722  483564  RISE       1
u_app.u_flash_spi.out_ready15_6_LC_22_19_0/in1          LogicCell40_SEQ_MODE_0000      0              7722  483564  RISE       1
u_app.u_flash_spi.out_ready15_6_LC_22_19_0/lcout        LogicCell40_SEQ_MODE_0000    589              8311  483564  RISE      12
I__19672/I                                              Odrv4                          0              8311  483564  RISE       1
I__19672/O                                              Odrv4                        517              8828  483564  RISE       1
I__19679/I                                              LocalMux                       0              8828  483564  RISE       1
I__19679/O                                              LocalMux                     486              9314  483564  RISE       1
I__19689/I                                              InMux                          0              9314  483564  RISE       1
I__19689/O                                              InMux                        382              9696  483564  RISE       1
u_app.u_flash_spi.out_ready17_LC_21_19_3/in0            LogicCell40_SEQ_MODE_0000      0              9696  483564  RISE       1
u_app.u_flash_spi.out_ready17_LC_21_19_3/lcout          LogicCell40_SEQ_MODE_0000    662             10358  483564  RISE      24
I__21297/I                                              LocalMux                       0             10358  483564  RISE       1
I__21297/O                                              LocalMux                     486             10843  483564  RISE       1
I__21302/I                                              InMux                          0             10843  483564  RISE       1
I__21302/O                                              InMux                        382             11226  483564  RISE       1
u_app.u_flash_spi.state_d_4_sqmuxa_2_LC_21_19_7/in1     LogicCell40_SEQ_MODE_0000      0             11226  483564  RISE       1
u_app.u_flash_spi.state_d_4_sqmuxa_2_LC_21_19_7/lcout   LogicCell40_SEQ_MODE_0000    589             11815  483564  RISE       1
I__13616/I                                              LocalMux                       0             11815  483564  RISE       1
I__13616/O                                              LocalMux                     486             12301  483564  RISE       1
I__13617/I                                              InMux                          0             12301  483564  RISE       1
I__13617/O                                              InMux                        382             12683  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_6_LC_20_19_7/in3         LogicCell40_SEQ_MODE_0000      0             12683  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_6_LC_20_19_7/lcout       LogicCell40_SEQ_MODE_0000    465             13149  483564  RISE       1
I__12197/I                                              Odrv4                          0             13149  483564  RISE       1
I__12197/O                                              Odrv4                        517             13665  483564  RISE       1
I__12198/I                                              Span4Mux_v                     0             13665  483564  RISE       1
I__12198/O                                              Span4Mux_v                   517             14182  483564  RISE       1
I__12199/I                                              LocalMux                       0             14182  483564  RISE       1
I__12199/O                                              LocalMux                     486             14668  483564  RISE       1
I__12200/I                                              InMux                          0             14668  483564  RISE       1
I__12200/O                                              InMux                        382             15051  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_19_15_0/in1         LogicCell40_SEQ_MODE_0000      0             15051  483564  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_19_15_0/ltout       LogicCell40_SEQ_MODE_0000    558             15609  483564  FALL       1
I__11101/I                                              CascadeMux                     0             15609  483564  FALL       1
I__11101/O                                              CascadeMux                     0             15609  483564  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_19_15_1/in2    LogicCell40_SEQ_MODE_0000      0             15609  483564  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_19_15_1/lcout  LogicCell40_SEQ_MODE_0000    558             16167  483564  RISE       2
I__11274/I                                              Odrv4                          0             16167  483564  RISE       1
I__11274/O                                              Odrv4                        517             16684  483564  RISE       1
I__11276/I                                              Span4Mux_v                     0             16684  483564  RISE       1
I__11276/O                                              Span4Mux_v                   517             17201  483564  RISE       1
I__11278/I                                              LocalMux                       0             17201  483564  RISE       1
I__11278/O                                              LocalMux                     486             17686  483564  RISE       1
I__11280/I                                              InMux                          0             17686  483564  RISE       1
I__11280/O                                              InMux                        382             18069  483564  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_19_18_6/in0    LogicCell40_SEQ_MODE_0000      0             18069  483564  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_19_18_6/lcout  LogicCell40_SEQ_MODE_0000    662             18731  483564  RISE       8
I__11428/I                                              Odrv12                         0             18731  483564  RISE       1
I__11428/O                                              Odrv12                       724             19454  483564  RISE       1
I__11434/I                                              Sp12to4                        0             19454  483564  RISE       1
I__11434/O                                              Sp12to4                      631             20085  483564  RISE       1
I__11441/I                                              Span4Mux_v                     0             20085  483564  RISE       1
I__11441/O                                              Span4Mux_v                   517             20601  483564  RISE       1
I__11446/I                                              LocalMux                       0             20601  483564  RISE       1
I__11446/O                                              LocalMux                     486             21087  483564  RISE       1
I__11447/I                                              CEMux                          0             21087  483564  RISE       1
I__11447/O                                              CEMux                        889             21976  483564  RISE       1
u_app.out_data_q_5_LC_18_20_4/ce                        LogicCell40_SEQ_MODE_1010      0             21976  483564  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6815/I                                       Odrv12                         0                 0  RISE       1
I__6815/O                                       Odrv12                       724               724  RISE       1
I__6817/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__6817/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__6818/I                                       Sp12to4                        0              1302  RISE       1
I__6818/O                                       Sp12to4                      631              1933  RISE       1
I__6819/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__6819/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__6820/I                                       IoSpan4Mux                     0              2233  RISE       1
I__6820/O                                       IoSpan4Mux                   424              2657  RISE       1
I__6821/I                                       IoSpan4Mux                     0              2657  RISE       1
I__6821/O                                       IoSpan4Mux                   424              3080  RISE       1
I__6822/I                                       LocalMux                       0              3080  RISE       1
I__6822/O                                       LocalMux                     486              3566  RISE       1
I__6823/I                                       IoInMux                        0              3566  RISE       1
I__6823/O                                       IoInMux                      382              3949  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3949  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4858  RISE     284
I__20707/I                                      gio2CtrlBuf                    0              4858  RISE       1
I__20707/O                                      gio2CtrlBuf                    0              4858  RISE       1
I__20708/I                                      GlobalMux                      0              4858  RISE       1
I__20708/O                                      GlobalMux                    227              5086  RISE       1
I__20779/I                                      ClkMux                         0              5086  RISE       1
I__20779/O                                      ClkMux                       455              5541  RISE       1
u_app.out_data_q_5_LC_18_20_4/clk               LogicCell40_SEQ_MODE_1010      0              5541  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference   : clk_app:R
Setup Time        : 202


Data Path Delay                5339
+ Setup Time                    403
- Capture Clock Path Delay    -5541
---------------------------- ------
Setup to Clock                  202

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__8866/I                                           Odrv12                     0      1670               RISE  1       
I__8866/O                                           Odrv12                     724    2393               RISE  1       
I__8867/I                                           Span12Mux_h                0      2393               RISE  1       
I__8867/O                                           Span12Mux_h                724    3117               RISE  1       
I__8868/I                                           Span12Mux_v                0      3117               RISE  1       
I__8868/O                                           Span12Mux_v                724    3840               RISE  1       
I__8869/I                                           Sp12to4                    0      3840               RISE  1       
I__8869/O                                           Sp12to4                    631    4471               RISE  1       
I__8870/I                                           LocalMux                   0      4471               RISE  1       
I__8870/O                                           LocalMux                   486    4957               RISE  1       
I__8871/I                                           InMux                      0      4957               RISE  1       
I__8871/O                                           InMux                      382    5339               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_17_10_7/in3  LogicCell40_SEQ_MODE_1010  0      5339               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                           Odrv12                     0      0                  RISE  1       
I__6815/O                                           Odrv12                     724    724                RISE  1       
I__6817/I                                           Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                           Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                           Sp12to4                    0      1302               RISE  1       
I__6818/O                                           Sp12to4                    631    1933               RISE  1       
I__6819/I                                           Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                           Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                           IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                           IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                           IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                           IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                           LocalMux                   0      3080               RISE  1       
I__6822/O                                           LocalMux                   486    3566               RISE  1       
I__6823/I                                           IoInMux                    0      3566               RISE  1       
I__6823/O                                           IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4858               RISE  284     
I__20707/I                                          gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                          gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                          GlobalMux                  0      4858               RISE  1       
I__20708/O                                          GlobalMux                  227    5086               RISE  1       
I__20796/I                                          ClkMux                     0      5086               RISE  1       
I__20796/O                                          ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_17_10_7/clk  LogicCell40_SEQ_MODE_1010  0      5541               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3706


Data Path Delay                3985
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3706

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5038/I                                       Odrv12                     0      1670               RISE  1       
I__5038/O                                       Odrv12                     724    2393               RISE  1       
I__5039/I                                       Span12Mux_h                0      2393               RISE  1       
I__5039/O                                       Span12Mux_h                724    3117               RISE  1       
I__5040/I                                       LocalMux                   0      3117               RISE  1       
I__5040/O                                       LocalMux                   486    3603               RISE  1       
I__5041/I                                       InMux                      0      3603               RISE  1       
I__5041/O                                       InMux                      382    3985               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_27_1/in3  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                      GlobalMux                           0      0                  RISE  1       
I__17302/O                                      GlobalMux                           227    227                RISE  1       
I__17409/I                                      ClkMux                              0      227                RISE  1       
I__17409/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3716


Data Path Delay                3995
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3716

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5033/I                                       Odrv4                      0      1670               RISE  1       
I__5033/O                                       Odrv4                      517    2186               RISE  1       
I__5034/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__5034/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__5035/I                                       Span4Mux_v                 0      2610               RISE  1       
I__5035/O                                       Span4Mux_v                 517    3127               RISE  1       
I__5036/I                                       LocalMux                   0      3127               RISE  1       
I__5036/O                                       LocalMux                   486    3613               RISE  1       
I__5037/I                                       InMux                      0      3613               RISE  1       
I__5037/O                                       InMux                      382    3995               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_6/in3  LogicCell40_SEQ_MODE_1010  0      3995               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                      GlobalMux                           0      0                  RISE  1       
I__17302/O                                      GlobalMux                           227    227                RISE  1       
I__17409/I                                      ClkMux                              0      227                RISE  1       
I__17409/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15430


Launch Clock Path Delay        5541
+ Clock To Q Delay              796
+ Data Path Delay              9093
---------------------------- ------
Clock To Out Delay            15430

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                       Odrv12                     0      0                  RISE  1       
I__6815/O                                       Odrv12                     724    724                RISE  1       
I__6817/I                                       Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                       Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                       Sp12to4                    0      1302               RISE  1       
I__6818/O                                       Sp12to4                    631    1933               RISE  1       
I__6819/I                                       Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                       Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                       IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                       IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                       IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                       IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                       LocalMux                   0      3080               RISE  1       
I__6822/O                                       LocalMux                   486    3566               RISE  1       
I__6823/I                                       IoInMux                    0      3566               RISE  1       
I__6823/O                                       IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    4858               RISE  284     
I__20707/I                                      gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                      gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                      GlobalMux                  0      4858               RISE  1       
I__20708/O                                      GlobalMux                  227    5086               RISE  1       
I__20797/I                                      ClkMux                     0      5086               RISE  1       
I__20797/O                                      ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_18_9_4/clk     LogicCell40_SEQ_MODE_1010  0      5541               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_18_9_4/lcout  LogicCell40_SEQ_MODE_1010  796    6337               FALL  7       
I__11818/I                                     Odrv12                     0      6337               FALL  1       
I__11818/O                                     Odrv12                     796    7132               FALL  1       
I__11825/I                                     Span12Mux_h                0      7132               FALL  1       
I__11825/O                                     Span12Mux_h                796    7928               FALL  1       
I__11829/I                                     Sp12to4                    0      7928               FALL  1       
I__11829/O                                     Sp12to4                    662    8590               FALL  1       
I__11830/I                                     Span4Mux_s0_v              0      8590               FALL  1       
I__11830/O                                     Span4Mux_s0_v              279    8869               FALL  1       
I__11831/I                                     LocalMux                   0      8869               FALL  1       
I__11831/O                                     LocalMux                   455    9324               FALL  1       
I__11832/I                                     IoInMux                    0      9324               FALL  1       
I__11832/O                                     IoInMux                    320    9644               FALL  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      9644               FALL  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     3297   12942              FALL  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      12942              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2488   15430              FALL  1       
sck                                            demo                       0      15430              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15823


Launch Clock Path Delay        5541
+ Clock To Q Delay              796
+ Data Path Delay              9486
---------------------------- ------
Clock To Out Delay            15823

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                           Odrv12                     0      0                  RISE  1       
I__6815/O                                           Odrv12                     724    724                RISE  1       
I__6817/I                                           Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                           Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                           Sp12to4                    0      1302               RISE  1       
I__6818/O                                           Sp12to4                    631    1933               RISE  1       
I__6819/I                                           Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                           Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                           IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                           IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                           IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                           IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                           LocalMux                   0      3080               RISE  1       
I__6822/O                                           LocalMux                   486    3566               RISE  1       
I__6823/I                                           IoInMux                    0      3566               RISE  1       
I__6823/O                                           IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4858               RISE  284     
I__20707/I                                          gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                          gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                          GlobalMux                  0      4858               RISE  1       
I__20708/O                                          GlobalMux                  227    5086               RISE  1       
I__20780/I                                          ClkMux                     0      5086               RISE  1       
I__20780/O                                          ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_6/clk  LogicCell40_SEQ_MODE_1010  0      5541               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_6/lcout  LogicCell40_SEQ_MODE_1010  796    6337               FALL  1       
I__11046/I                                            Odrv12                     0      6337               FALL  1       
I__11046/O                                            Odrv12                     796    7132               FALL  1       
I__11047/I                                            Sp12to4                    0      7132               FALL  1       
I__11047/O                                            Sp12to4                    662    7794               FALL  1       
I__11048/I                                            Span4Mux_v                 0      7794               FALL  1       
I__11048/O                                            Span4Mux_v                 548    8342               FALL  1       
I__11049/I                                            Span4Mux_v                 0      8342               FALL  1       
I__11049/O                                            Span4Mux_v                 548    8890               FALL  1       
I__11050/I                                            Span4Mux_s2_v              0      8890               FALL  1       
I__11050/O                                            Span4Mux_s2_v              372    9262               FALL  1       
I__11051/I                                            LocalMux                   0      9262               FALL  1       
I__11051/O                                            LocalMux                   455    9717               FALL  1       
I__11052/I                                            IoInMux                    0      9717               FALL  1       
I__11052/O                                            IoInMux                    320    10037              FALL  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      10037              FALL  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     3297   13335              FALL  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      13335              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2488   15823              FALL  1       
sdo                                                   demo                       0      15823              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 16122


Launch Clock Path Delay        5541
+ Clock To Q Delay              796
+ Data Path Delay              9785
---------------------------- ------
Clock To Out Delay            16122

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                               Odrv12                     0      0                  RISE  1       
I__6815/O                                               Odrv12                     724    724                RISE  1       
I__6817/I                                               Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                               Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                               Sp12to4                    0      1302               RISE  1       
I__6818/O                                               Sp12to4                    631    1933               RISE  1       
I__6819/I                                               Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                               Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                               IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                               IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                               IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                               IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                               LocalMux                   0      3080               RISE  1       
I__6822/O                                               LocalMux                   486    3566               RISE  1       
I__6823/I                                               IoInMux                    0      3566               RISE  1       
I__6823/O                                               IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    4858               RISE  284     
I__20707/I                                              gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                              gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                              GlobalMux                  0      4858               RISE  1       
I__20708/O                                              GlobalMux                  227    5086               RISE  1       
I__20785/I                                              ClkMux                     0      5086               RISE  1       
I__20785/O                                              ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_9_7/clk  LogicCell40_SEQ_MODE_1011  0      5541               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_1011  796    6337               FALL  1       
I__11899/I                                                Odrv12                     0      6337               FALL  1       
I__11899/O                                                Odrv12                     796    7132               FALL  1       
I__11900/I                                                Span12Mux_h                0      7132               FALL  1       
I__11900/O                                                Span12Mux_h                796    7928               FALL  1       
I__11901/I                                                Sp12to4                    0      7928               FALL  1       
I__11901/O                                                Sp12to4                    662    8590               FALL  1       
I__11902/I                                                Span4Mux_s3_v              0      8590               FALL  1       
I__11902/O                                                Span4Mux_s3_v              496    9086               FALL  1       
I__11903/I                                                IoSpan4Mux                 0      9086               FALL  1       
I__11903/O                                                IoSpan4Mux                 475    9562               FALL  1       
I__11904/I                                                LocalMux                   0      9562               FALL  1       
I__11904/O                                                LocalMux                   455    10016              FALL  1       
I__11905/I                                                IoInMux                    0      10016              FALL  1       
I__11905/O                                                IoInMux                    320    10337              FALL  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      10337              FALL  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     3297   13634              FALL  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      13634              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2488   16122              FALL  1       
ss                                                        demo                       0      16122              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12484


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11006
---------------------------- ------
Clock To Out Delay            12484

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                            GlobalMux                           0      0                  RISE  1       
I__17302/O                                            GlobalMux                           227    227                RISE  1       
I__17332/I                                            ClkMux                              0      227                RISE  1       
I__17332/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_17_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_17_5/lcout       LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__8370/I                                                    Odrv4                      0      1478               FALL  1       
I__8370/O                                                    Odrv4                      548    2026               FALL  1       
I__8378/I                                                    Span4Mux_v                 0      2026               FALL  1       
I__8378/O                                                    Span4Mux_v                 548    2574               FALL  1       
I__8384/I                                                    Span4Mux_v                 0      2574               FALL  1       
I__8384/O                                                    Span4Mux_v                 548    3122               FALL  1       
I__8388/I                                                    Span4Mux_v                 0      3122               FALL  1       
I__8388/O                                                    Span4Mux_v                 548    3670               FALL  1       
I__8392/I                                                    LocalMux                   0      3670               FALL  1       
I__8392/O                                                    LocalMux                   455    4124               FALL  1       
I__8395/I                                                    InMux                      0      4124               FALL  1       
I__8395/O                                                    InMux                      320    4445               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_26_1/in0    LogicCell40_SEQ_MODE_0000  0      4445               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_26_1/lcout  LogicCell40_SEQ_MODE_0000  662    5106               RISE  1       
I__3346/I                                                    Odrv12                     0      5106               RISE  1       
I__3346/O                                                    Odrv12                     724    5830               RISE  1       
I__3347/I                                                    LocalMux                   0      5830               RISE  1       
I__3347/O                                                    LocalMux                   486    6316               RISE  1       
I__3348/I                                                    IoInMux                    0      6316               RISE  1       
I__3348/O                                                    IoInMux                    382    6698               RISE  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      6698               RISE  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     3297   9996               FALL  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      9996               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2488   12484              FALL  1       
usb_n:out                                                    demo                       0      12484              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12298


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10820
---------------------------- ------
Clock To Out Delay            12298

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                            GlobalMux                           0      0                  RISE  1       
I__17302/O                                            GlobalMux                           227    227                RISE  1       
I__17332/I                                            ClkMux                              0      227                RISE  1       
I__17332/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_17_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_17_3/lcout    LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__8338/I                                                 Odrv4                      0      1478               FALL  1       
I__8338/O                                                 Odrv4                      548    2026               FALL  1       
I__8344/I                                                 Span4Mux_v                 0      2026               FALL  1       
I__8344/O                                                 Span4Mux_v                 548    2574               FALL  1       
I__8351/I                                                 Span4Mux_v                 0      2574               FALL  1       
I__8351/O                                                 Span4Mux_v                 548    3122               FALL  1       
I__8356/I                                                 Span4Mux_h                 0      3122               FALL  1       
I__8356/O                                                 Span4Mux_h                 465    3587               FALL  1       
I__8361/I                                                 LocalMux                   0      3587               FALL  1       
I__8361/O                                                 LocalMux                   455    4042               FALL  1       
I__8366/I                                                 InMux                      0      4042               FALL  1       
I__8366/O                                                 InMux                      320    4362               FALL  1       
I__8368/I                                                 CascadeMux                 0      4362               FALL  1       
I__8368/O                                                 CascadeMux                 0      4362               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_25_0/in2    LogicCell40_SEQ_MODE_0000  0      4362               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_25_0/lcout  LogicCell40_SEQ_MODE_0000  558    4920               RISE  1       
I__2957/I                                                 Odrv12                     0      4920               RISE  1       
I__2957/O                                                 Odrv12                     724    5644               RISE  1       
I__2958/I                                                 LocalMux                   0      5644               RISE  1       
I__2958/O                                                 LocalMux                   486    6130               RISE  1       
I__2959/I                                                 IoInMux                    0      6130               RISE  1       
I__2959/O                                                 IoInMux                    382    6512               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6512               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9810               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9810               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12298              FALL  1       
usb_p:out                                                 demo                       0      12298              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference   : clk_app:R
Hold Time         : 574


Capture Clock Path Delay       5541
+ Hold  Time                      0
- Data Path Delay             -4967
---------------------------- ------
Hold Time                       574

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__8866/I                                           Odrv12                     0      1142               FALL  1       
I__8866/O                                           Odrv12                     796    1938               FALL  1       
I__8867/I                                           Span12Mux_h                0      1938               FALL  1       
I__8867/O                                           Span12Mux_h                796    2734               FALL  1       
I__8868/I                                           Span12Mux_v                0      2734               FALL  1       
I__8868/O                                           Span12Mux_v                796    3530               FALL  1       
I__8869/I                                           Sp12to4                    0      3530               FALL  1       
I__8869/O                                           Sp12to4                    662    4192               FALL  1       
I__8870/I                                           LocalMux                   0      4192               FALL  1       
I__8870/O                                           LocalMux                   455    4646               FALL  1       
I__8871/I                                           InMux                      0      4646               FALL  1       
I__8871/O                                           InMux                      320    4967               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_17_10_7/in3  LogicCell40_SEQ_MODE_1010  0      4967               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                           Odrv12                     0      0                  RISE  1       
I__6815/O                                           Odrv12                     724    724                RISE  1       
I__6817/I                                           Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                           Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                           Sp12to4                    0      1302               RISE  1       
I__6818/O                                           Sp12to4                    631    1933               RISE  1       
I__6819/I                                           Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                           Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                           IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                           IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                           IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                           IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                           LocalMux                   0      3080               RISE  1       
I__6822/O                                           LocalMux                   486    3566               RISE  1       
I__6823/I                                           IoInMux                    0      3566               RISE  1       
I__6823/O                                           IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4858               RISE  284     
I__20707/I                                          gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                          gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                          GlobalMux                  0      4858               RISE  1       
I__20708/O                                          GlobalMux                  227    5086               RISE  1       
I__20796/I                                          ClkMux                     0      5086               RISE  1       
I__20796/O                                          ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_17_10_7/clk  LogicCell40_SEQ_MODE_1010  0      5541               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2827


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                     -2827

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5038/I                                       Odrv12                     0      1142               FALL  1       
I__5038/O                                       Odrv12                     796    1938               FALL  1       
I__5039/I                                       Span12Mux_h                0      1938               FALL  1       
I__5039/O                                       Span12Mux_h                796    2734               FALL  1       
I__5040/I                                       LocalMux                   0      2734               FALL  1       
I__5040/O                                       LocalMux                   455    3189               FALL  1       
I__5041/I                                       InMux                      0      3189               FALL  1       
I__5041/O                                       InMux                      320    3509               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_27_1/in3  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                      GlobalMux                           0      0                  RISE  1       
I__17302/O                                      GlobalMux                           227    227                RISE  1       
I__17409/I                                      ClkMux                              0      227                RISE  1       
I__17409/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_27_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2807


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3489
---------------------------- ------
Hold Time                     -2807

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5033/I                                       Odrv4                      0      1142               FALL  1       
I__5033/O                                       Odrv4                      548    1690               FALL  1       
I__5034/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__5034/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__5035/I                                       Span4Mux_v                 0      2166               FALL  1       
I__5035/O                                       Span4Mux_v                 548    2713               FALL  1       
I__5036/I                                       LocalMux                   0      2713               FALL  1       
I__5036/O                                       LocalMux                   455    3168               FALL  1       
I__5037/I                                       InMux                      0      3168               FALL  1       
I__5037/O                                       InMux                      320    3489               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_6/in3  LogicCell40_SEQ_MODE_1010  0      3489               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                      GlobalMux                           0      0                  RISE  1       
I__17302/O                                      GlobalMux                           227    227                RISE  1       
I__17409/I                                      ClkMux                              0      227                RISE  1       
I__17409/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14853


Launch Clock Path Delay        5541
+ Clock To Q Delay              796
+ Data Path Delay              8516
---------------------------- ------
Clock To Out Delay            14853

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                       Odrv12                     0      0                  RISE  1       
I__6815/O                                       Odrv12                     724    724                RISE  1       
I__6817/I                                       Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                       Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                       Sp12to4                    0      1302               RISE  1       
I__6818/O                                       Sp12to4                    631    1933               RISE  1       
I__6819/I                                       Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                       Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                       IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                       IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                       IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                       IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                       LocalMux                   0      3080               RISE  1       
I__6822/O                                       LocalMux                   486    3566               RISE  1       
I__6823/I                                       IoInMux                    0      3566               RISE  1       
I__6823/O                                       IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    4858               RISE  284     
I__20707/I                                      gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                      gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                      GlobalMux                  0      4858               RISE  1       
I__20708/O                                      GlobalMux                  227    5086               RISE  1       
I__20797/I                                      ClkMux                     0      5086               RISE  1       
I__20797/O                                      ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_18_9_4/clk     LogicCell40_SEQ_MODE_1010  0      5541               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_18_9_4/lcout  LogicCell40_SEQ_MODE_1010  796    6337               RISE  7       
I__11818/I                                     Odrv12                     0      6337               RISE  1       
I__11818/O                                     Odrv12                     724    7060               RISE  1       
I__11825/I                                     Span12Mux_h                0      7060               RISE  1       
I__11825/O                                     Span12Mux_h                724    7784               RISE  1       
I__11829/I                                     Sp12to4                    0      7784               RISE  1       
I__11829/O                                     Sp12to4                    631    8414               RISE  1       
I__11830/I                                     Span4Mux_s0_v              0      8414               RISE  1       
I__11830/O                                     Span4Mux_s0_v              300    8714               RISE  1       
I__11831/I                                     LocalMux                   0      8714               RISE  1       
I__11831/O                                     LocalMux                   486    9200               RISE  1       
I__11832/I                                     IoInMux                    0      9200               RISE  1       
I__11832/O                                     IoInMux                    382    9582               RISE  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      9582               RISE  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     2956   12539              RISE  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      12539              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2314   14853              RISE  1       
sck                                            demo                       0      14853              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15235


Launch Clock Path Delay        5541
+ Clock To Q Delay              796
+ Data Path Delay              8898
---------------------------- ------
Clock To Out Delay            15235

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                           Odrv12                     0      0                  RISE  1       
I__6815/O                                           Odrv12                     724    724                RISE  1       
I__6817/I                                           Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                           Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                           Sp12to4                    0      1302               RISE  1       
I__6818/O                                           Sp12to4                    631    1933               RISE  1       
I__6819/I                                           Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                           Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                           IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                           IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                           IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                           IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                           LocalMux                   0      3080               RISE  1       
I__6822/O                                           LocalMux                   486    3566               RISE  1       
I__6823/I                                           IoInMux                    0      3566               RISE  1       
I__6823/O                                           IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4858               RISE  284     
I__20707/I                                          gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                          gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                          GlobalMux                  0      4858               RISE  1       
I__20708/O                                          GlobalMux                  227    5086               RISE  1       
I__20780/I                                          ClkMux                     0      5086               RISE  1       
I__20780/O                                          ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_6/clk  LogicCell40_SEQ_MODE_1010  0      5541               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_6/lcout  LogicCell40_SEQ_MODE_1010  796    6337               RISE  1       
I__11046/I                                            Odrv12                     0      6337               RISE  1       
I__11046/O                                            Odrv12                     724    7060               RISE  1       
I__11047/I                                            Sp12to4                    0      7060               RISE  1       
I__11047/O                                            Sp12to4                    631    7691               RISE  1       
I__11048/I                                            Span4Mux_v                 0      7691               RISE  1       
I__11048/O                                            Span4Mux_v                 517    8208               RISE  1       
I__11049/I                                            Span4Mux_v                 0      8208               RISE  1       
I__11049/O                                            Span4Mux_v                 517    8724               RISE  1       
I__11050/I                                            Span4Mux_s2_v              0      8724               RISE  1       
I__11050/O                                            Span4Mux_s2_v              372    9096               RISE  1       
I__11051/I                                            LocalMux                   0      9096               RISE  1       
I__11051/O                                            LocalMux                   486    9582               RISE  1       
I__11052/I                                            IoInMux                    0      9582               RISE  1       
I__11052/O                                            IoInMux                    382    9965               RISE  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      9965               RISE  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2956   12921              RISE  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      12921              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2314   15235              RISE  1       
sdo                                                   demo                       0      15235              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15442


Launch Clock Path Delay        5541
+ Clock To Q Delay              796
+ Data Path Delay              9105
---------------------------- ------
Clock To Out Delay            15442

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_23_0/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6815/I                                               Odrv12                     0      0                  RISE  1       
I__6815/O                                               Odrv12                     724    724                RISE  1       
I__6817/I                                               Span12Mux_s9_h             0      724                RISE  1       
I__6817/O                                               Span12Mux_s9_h             579    1302               RISE  1       
I__6818/I                                               Sp12to4                    0      1302               RISE  1       
I__6818/O                                               Sp12to4                    631    1933               RISE  1       
I__6819/I                                               Span4Mux_s2_h              0      1933               RISE  1       
I__6819/O                                               Span4Mux_s2_h              300    2233               RISE  1       
I__6820/I                                               IoSpan4Mux                 0      2233               RISE  1       
I__6820/O                                               IoSpan4Mux                 424    2657               RISE  1       
I__6821/I                                               IoSpan4Mux                 0      2657               RISE  1       
I__6821/O                                               IoSpan4Mux                 424    3080               RISE  1       
I__6822/I                                               LocalMux                   0      3080               RISE  1       
I__6822/O                                               LocalMux                   486    3566               RISE  1       
I__6823/I                                               IoInMux                    0      3566               RISE  1       
I__6823/O                                               IoInMux                    382    3949               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      3949               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    4858               RISE  284     
I__20707/I                                              gio2CtrlBuf                0      4858               RISE  1       
I__20707/O                                              gio2CtrlBuf                0      4858               RISE  1       
I__20708/I                                              GlobalMux                  0      4858               RISE  1       
I__20708/O                                              GlobalMux                  227    5086               RISE  1       
I__20785/I                                              ClkMux                     0      5086               RISE  1       
I__20785/O                                              ClkMux                     455    5541               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_9_7/clk  LogicCell40_SEQ_MODE_1011  0      5541               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_1011  796    6337               RISE  1       
I__11899/I                                                Odrv12                     0      6337               RISE  1       
I__11899/O                                                Odrv12                     724    7060               RISE  1       
I__11900/I                                                Span12Mux_h                0      7060               RISE  1       
I__11900/O                                                Span12Mux_h                724    7784               RISE  1       
I__11901/I                                                Sp12to4                    0      7784               RISE  1       
I__11901/O                                                Sp12to4                    631    8414               RISE  1       
I__11902/I                                                Span4Mux_s3_v              0      8414               RISE  1       
I__11902/O                                                Span4Mux_s3_v              465    8879               RISE  1       
I__11903/I                                                IoSpan4Mux                 0      8879               RISE  1       
I__11903/O                                                IoSpan4Mux                 424    9303               RISE  1       
I__11904/I                                                LocalMux                   0      9303               RISE  1       
I__11904/O                                                LocalMux                   486    9789               RISE  1       
I__11905/I                                                IoInMux                    0      9789               RISE  1       
I__11905/O                                                IoInMux                    382    10172              RISE  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      10172              RISE  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2956   13128              RISE  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      13128              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2314   15442              RISE  1       
ss                                                        demo                       0      15442              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9615


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8137
---------------------------- ------
Clock To Out Delay             9615

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                            GlobalMux                           0      0                  RISE  1       
I__17302/O                                            GlobalMux                           227    227                RISE  1       
I__17332/I                                            ClkMux                              0      227                RISE  1       
I__17332/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_17_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_17_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__8369/I                                                         LocalMux                   0      1478               FALL  1       
I__8369/O                                                         LocalMux                   455    1933               FALL  1       
I__8374/I                                                         InMux                      0      1933               FALL  1       
I__8374/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_17_6/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_17_6/lcout  LogicCell40_SEQ_MODE_0000  465    2719               RISE  4       
I__9608/I                                                         Odrv4                      0      2719               RISE  1       
I__9608/O                                                         Odrv4                      517    3235               RISE  1       
I__9611/I                                                         Span4Mux_v                 0      3235               RISE  1       
I__9611/O                                                         Span4Mux_v                 517    3752               RISE  1       
I__9614/I                                                         Span4Mux_v                 0      3752               RISE  1       
I__9614/O                                                         Span4Mux_v                 517    4269               RISE  1       
I__9618/I                                                         Span4Mux_v                 0      4269               RISE  1       
I__9618/O                                                         Span4Mux_v                 517    4786               RISE  1       
I__9621/I                                                         Span4Mux_h                 0      4786               RISE  1       
I__9621/O                                                         Span4Mux_h                 444    5230               RISE  1       
I__9623/I                                                         LocalMux                   0      5230               RISE  1       
I__9623/O                                                         LocalMux                   486    5716               RISE  1       
I__9624/I                                                         InMux                      0      5716               RISE  1       
I__9624/O                                                         InMux                      382    6099               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/in0    LogicCell40_SEQ_MODE_0000  0      6099               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/lcout  LogicCell40_SEQ_MODE_0000  569    6667               FALL  2       
I__3338/I                                                         LocalMux                   0      6667               FALL  1       
I__3338/O                                                         LocalMux                   455    7122               FALL  1       
I__3340/I                                                         IoInMux                    0      7122               FALL  1       
I__3340/O                                                         IoInMux                    320    7443               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7443               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7701               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7701               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9615               RISE  1       
usb_n:out                                                         demo                       0      9615               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9615


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8137
---------------------------- ------
Clock To Out Delay             9615

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17302/I                                            GlobalMux                           0      0                  RISE  1       
I__17302/O                                            GlobalMux                           227    227                RISE  1       
I__17332/I                                            ClkMux                              0      227                RISE  1       
I__17332/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_17_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_17_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__8369/I                                                         LocalMux                   0      1478               FALL  1       
I__8369/O                                                         LocalMux                   455    1933               FALL  1       
I__8374/I                                                         InMux                      0      1933               FALL  1       
I__8374/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_17_6/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_17_6/lcout  LogicCell40_SEQ_MODE_0000  465    2719               RISE  4       
I__9608/I                                                         Odrv4                      0      2719               RISE  1       
I__9608/O                                                         Odrv4                      517    3235               RISE  1       
I__9611/I                                                         Span4Mux_v                 0      3235               RISE  1       
I__9611/O                                                         Span4Mux_v                 517    3752               RISE  1       
I__9614/I                                                         Span4Mux_v                 0      3752               RISE  1       
I__9614/O                                                         Span4Mux_v                 517    4269               RISE  1       
I__9618/I                                                         Span4Mux_v                 0      4269               RISE  1       
I__9618/O                                                         Span4Mux_v                 517    4786               RISE  1       
I__9621/I                                                         Span4Mux_h                 0      4786               RISE  1       
I__9621/O                                                         Span4Mux_h                 444    5230               RISE  1       
I__9623/I                                                         LocalMux                   0      5230               RISE  1       
I__9623/O                                                         LocalMux                   486    5716               RISE  1       
I__9624/I                                                         InMux                      0      5716               RISE  1       
I__9624/O                                                         InMux                      382    6099               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/in0    LogicCell40_SEQ_MODE_0000  0      6099               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/lcout  LogicCell40_SEQ_MODE_0000  569    6667               FALL  2       
I__3339/I                                                         LocalMux                   0      6667               FALL  1       
I__3339/O                                                         LocalMux                   455    7122               FALL  1       
I__3341/I                                                         IoInMux                    0      7122               FALL  1       
I__3341/O                                                         IoInMux                    320    7443               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7443               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7701               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7701               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9615               RISE  1       
usb_p:out                                                         demo                       0      9615               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

