

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4'
================================================================
* Date:           Thu Dec 29 14:48:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_194  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MONTMUL_LOOP4  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_8 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_8 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p2_4 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_p1_8 = alloca i32 1"   --->   Operation 11 'alloca' 'this_p1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%addr3_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr3_cast_cast"   --->   Operation 13 'read' 'addr3_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 14 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%this_p4_7_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_7_reload"   --->   Operation 15 'read' 'this_p4_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_p3_7_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_7_reload"   --->   Operation 16 'read' 'this_p3_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_pMem_load_12_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_12"   --->   Operation 17 'read' 'this_pMem_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_p1_7_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_7_reload"   --->   Operation 18 'read' 'this_p1_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%addr3_cast_cast_cast = zext i6 %addr3_cast_cast_read"   --->   Operation 19 'zext' 'addr3_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p1_7_reload_read, i8192 %this_p1_8"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_pMem_load_12_read, i8192 %this_p2_4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p3_7_reload_read, i8192 %this_p3_8"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p4_7_reload_read, i8192 %this_p4_8"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i760"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_50 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 27 'load' 'i_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.56ns)   --->   "%icmp_ln209 = icmp_eq  i3 %i_50, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 29 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.71ns)   --->   "%i_51 = add i3 %i_50, i3 1" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 31 'add' 'i_51' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %for.body.i760.split, void %if.end462.loopexit12.exitStub" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 32 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i3 %i_50" [HLS_Final_vitis_src/dpu.cpp:211]   --->   Operation 33 'zext' 'zext_ln211' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln211 = add i7 %zext_ln211, i7 82" [HLS_Final_vitis_src/dpu.cpp:211]   --->   Operation 34 'add' 'add_ln211' <Predicate = (!icmp_ln209)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%idxprom_i788 = zext i7 %add_ln211" [HLS_Final_vitis_src/dpu.cpp:211]   --->   Operation 35 'zext' 'idxprom_i788' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i788" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 36 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 37 'load' 'this_pMem_load' <Predicate = (!icmp_ln209)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%add_ln212 = add i7 %zext_ln211, i7 76" [HLS_Final_vitis_src/dpu.cpp:212]   --->   Operation 38 'add' 'add_ln212' <Predicate = (!icmp_ln209)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%idxprom_i777 = zext i7 %add_ln212" [HLS_Final_vitis_src/dpu.cpp:212]   --->   Operation 39 'zext' 'idxprom_i777' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%this_pMem_addr_9 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i777" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 40 'getelementptr' 'this_pMem_addr_9' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.29ns)   --->   "%this_pMem_load_3 = load i8 %this_pMem_addr_9" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 41 'load' 'this_pMem_load_3' <Predicate = (!icmp_ln209)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%add_ln214 = add i7 %zext_ln211, i7 %addr3_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 42 'add' 'add_ln214' <Predicate = (!icmp_ln209)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln209 = store i3 %i_51, i3 %i" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 43 'store' 'store_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%this_p4_8_load_1 = load i8192 %this_p4_8" [HLS_Final_vitis_src/dpu.cpp:213]   --->   Operation 44 'load' 'this_p4_8_load_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%this_p3_8_load_1 = load i8192 %this_p3_8" [HLS_Final_vitis_src/dpu.cpp:213]   --->   Operation 45 'load' 'this_p3_8_load_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 46 'load' 'this_pMem_load' <Predicate = (!icmp_ln209)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%this_pMem_load_3 = load i8 %this_pMem_addr_9" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 47 'load' 'this_pMem_load_3' <Predicate = (!icmp_ln209)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 48 [2/2] (5.82ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_3, i8192 %this_p3_8_load_1, i8192 %this_p4_8_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:213]   --->   Operation 48 'call' 'call_ret' <Predicate = (!icmp_ln209)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln209 = store i8192 %this_pMem_load, i8192 %this_p1_8" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 49 'store' 'store_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln209 = store i8192 %this_pMem_load_3, i8192 %this_p2_4" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 50 'store' 'store_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.46>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%this_p4_8_load = load i8192 %this_p4_8"   --->   Operation 61 'load' 'this_p4_8_load' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%this_p3_8_load = load i8192 %this_p3_8"   --->   Operation 62 'load' 'this_p3_8_load' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%this_p2_4_load = load i8192 %this_p2_4"   --->   Operation 63 'load' 'this_p2_4_load' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%this_p1_8_load = load i8192 %this_p1_8"   --->   Operation 64 'load' 'this_p1_8_load' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_8_out, i8192 %this_p1_8_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p2_4_out, i8192 %this_p2_4_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_8_out, i8192 %this_p3_8_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_8_out, i8192 %this_p4_8_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 51 [1/2] (6.91ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_3, i8192 %this_p3_8_load_1, i8192 %this_p4_8_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:213]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%this_p3_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:213]   --->   Operation 52 'extractvalue' 'this_p3_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%this_p4_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:213]   --->   Operation 53 'extractvalue' 'this_p4_ret' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 54 'specloopname' 'specloopname_ln209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%idxprom2_i757 = zext i7 %add_ln214" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 55 'zext' 'idxprom2_i757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%this_pMem_addr_10 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i757" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 56 'getelementptr' 'this_pMem_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_10, i8192 %this_p3_ret, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 57 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln209 = store i8192 %this_p3_ret, i8192 %this_p3_8" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 58 'store' 'store_ln209' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln209 = store i8192 %this_p4_ret, i8192 %this_p4_8" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 59 'store' 'store_ln209' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln209 = br void %for.body.i760" [HLS_Final_vitis_src/dpu.cpp:209]   --->   Operation 60 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p1_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem_load_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p3_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p4_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ addr3_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p2_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01000]
this_p4_8                  (alloca                ) [ 01111]
this_p3_8                  (alloca                ) [ 01111]
this_p2_4                  (alloca                ) [ 01100]
this_p1_8                  (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
addr3_cast_cast_read       (read                  ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
this_p4_7_reload_read      (read                  ) [ 00000]
this_p3_7_reload_read      (read                  ) [ 00000]
this_pMem_load_12_read     (read                  ) [ 00000]
this_p1_7_reload_read      (read                  ) [ 00000]
addr3_cast_cast_cast       (zext                  ) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i_50                       (load                  ) [ 00000]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln209                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_51                       (add                   ) [ 00000]
br_ln209                   (br                    ) [ 00000]
zext_ln211                 (zext                  ) [ 00000]
add_ln211                  (add                   ) [ 00000]
idxprom_i788               (zext                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 00100]
add_ln212                  (add                   ) [ 00000]
idxprom_i777               (zext                  ) [ 00000]
this_pMem_addr_9           (getelementptr         ) [ 00100]
add_ln214                  (add                   ) [ 01111]
store_ln209                (store                 ) [ 00000]
this_p4_8_load_1           (load                  ) [ 00000]
this_p3_8_load_1           (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
this_pMem_load_3           (load                  ) [ 00000]
store_ln209                (store                 ) [ 00000]
store_ln209                (store                 ) [ 00000]
call_ret                   (call                  ) [ 00000]
this_p3_ret                (extractvalue          ) [ 00101]
this_p4_ret                (extractvalue          ) [ 00101]
specloopname_ln209         (specloopname          ) [ 00000]
idxprom2_i757              (zext                  ) [ 00000]
this_pMem_addr_10          (getelementptr         ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln209                (store                 ) [ 00000]
store_ln209                (store                 ) [ 00000]
br_ln209                   (br                    ) [ 00000]
this_p4_8_load             (load                  ) [ 00000]
this_p3_8_load             (load                  ) [ 00000]
this_p2_4_load             (load                  ) [ 00000]
this_p1_8_load             (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p1_7_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_7_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_pMem_load_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load_12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_p3_7_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_7_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_p4_7_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_7_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_pMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr3_cast_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr3_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p1_8_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_8_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p2_4_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p2_4_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p3_8_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_8_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_p4_8_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_8_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_p4_8_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_8/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_p3_8_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_8/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_p2_4_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p2_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_p1_8_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_8/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="addr3_cast_cast_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr3_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="itr_cast_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="this_p4_7_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8192" slack="0"/>
<pin id="112" dir="0" index="1" bw="8192" slack="0"/>
<pin id="113" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p4_7_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="this_p3_7_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8192" slack="0"/>
<pin id="118" dir="0" index="1" bw="8192" slack="0"/>
<pin id="119" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p3_7_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="this_pMem_load_12_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8192" slack="0"/>
<pin id="124" dir="0" index="1" bw="8192" slack="0"/>
<pin id="125" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_12_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="this_p1_7_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8192" slack="0"/>
<pin id="130" dir="0" index="1" bw="8192" slack="0"/>
<pin id="131" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p1_7_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8192" slack="0"/>
<pin id="137" dir="0" index="2" bw="8192" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="8192" slack="0"/>
<pin id="144" dir="0" index="2" bw="8192" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8192" slack="0"/>
<pin id="151" dir="0" index="2" bw="8192" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8192" slack="0"/>
<pin id="158" dir="0" index="2" bw="8192" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="this_pMem_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8192" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="1"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="8192" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8192" slack="0"/>
<pin id="177" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 this_pMem_load_3/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="this_pMem_addr_9_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8192" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_9/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="this_pMem_addr_10_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8192" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_10/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_dpu_unit_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16384" slack="0"/>
<pin id="196" dir="0" index="1" bw="8192" slack="0"/>
<pin id="197" dir="0" index="2" bw="8192" slack="0"/>
<pin id="198" dir="0" index="3" bw="8192" slack="0"/>
<pin id="199" dir="0" index="4" bw="8192" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="addr3_cast_cast_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr3_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8192" slack="0"/>
<pin id="212" dir="0" index="1" bw="8192" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8192" slack="0"/>
<pin id="217" dir="0" index="1" bw="8192" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8192" slack="0"/>
<pin id="222" dir="0" index="1" bw="8192" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8192" slack="0"/>
<pin id="227" dir="0" index="1" bw="8192" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_50_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_50/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln209_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_51_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_51/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln211_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln211_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="idxprom_i788_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i788/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln212_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="idxprom_i777_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i777/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln214_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln209_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="this_p4_8_load_1_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8192" slack="1"/>
<pin id="289" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_8_load_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="this_p3_8_load_1_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8192" slack="1"/>
<pin id="293" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_8_load_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln209_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8192" slack="0"/>
<pin id="297" dir="0" index="1" bw="8192" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln209_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8192" slack="0"/>
<pin id="302" dir="0" index="1" bw="8192" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="this_p3_ret_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16384" slack="0"/>
<pin id="307" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="this_p4_ret_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16384" slack="0"/>
<pin id="311" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="idxprom2_i757_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="3"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i757/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln209_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8192" slack="1"/>
<pin id="319" dir="0" index="1" bw="8192" slack="3"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln209_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8192" slack="1"/>
<pin id="323" dir="0" index="1" bw="8192" slack="3"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="this_p4_8_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8192" slack="1"/>
<pin id="327" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_8_load/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="this_p3_8_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8192" slack="1"/>
<pin id="331" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_8_load/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="this_p2_4_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8192" slack="1"/>
<pin id="335" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p2_4_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="this_p1_8_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8192" slack="1"/>
<pin id="339" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_8_load/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="348" class="1005" name="this_p4_8_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8192" slack="0"/>
<pin id="350" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_8 "/>
</bind>
</comp>

<comp id="356" class="1005" name="this_p3_8_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8192" slack="0"/>
<pin id="358" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_8 "/>
</bind>
</comp>

<comp id="364" class="1005" name="this_p2_4_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8192" slack="0"/>
<pin id="366" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p2_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="this_p1_8_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8192" slack="0"/>
<pin id="373" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_8 "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln209_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln209 "/>
</bind>
</comp>

<comp id="382" class="1005" name="this_pMem_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="this_pMem_addr_9_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_9 "/>
</bind>
</comp>

<comp id="392" class="1005" name="add_ln214_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="3"/>
<pin id="394" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

<comp id="397" class="1005" name="this_p3_ret_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8192" slack="1"/>
<pin id="399" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret "/>
</bind>
</comp>

<comp id="403" class="1005" name="this_p4_ret_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8192" slack="1"/>
<pin id="405" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="169" pin="7"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="169" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="209"><net_src comp="98" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="128" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="122" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="116" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="110" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="104" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="235" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="235" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="269"><net_src comp="250" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="280"><net_src comp="250" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="206" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="244" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="299"><net_src comp="169" pin="7"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="169" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="194" pin="6"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="194" pin="6"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="344"><net_src comp="78" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="351"><net_src comp="82" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="359"><net_src comp="86" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="367"><net_src comp="90" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="374"><net_src comp="94" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="381"><net_src comp="238" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="162" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="390"><net_src comp="179" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="395"><net_src comp="276" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="400"><net_src comp="305" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="406"><net_src comp="309" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_8_out | {2 }
	Port: this_p2_4_out | {2 }
	Port: this_p3_8_out | {2 }
	Port: this_p4_8_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 : this_p1_7_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 : this_pMem_load_12 | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 : this_p3_7_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 : this_p4_7_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 : addr3_cast_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_50 : 1
		icmp_ln209 : 2
		i_51 : 2
		br_ln209 : 3
		zext_ln211 : 2
		add_ln211 : 3
		idxprom_i788 : 4
		this_pMem_addr : 5
		this_pMem_load : 6
		add_ln212 : 3
		idxprom_i777 : 4
		this_pMem_addr_9 : 5
		this_pMem_load_3 : 6
		add_ln214 : 3
		store_ln209 : 3
	State 2
		call_ret : 1
		store_ln209 : 1
		store_ln209 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret : 1
		this_p4_ret : 1
	State 4
		this_pMem_addr_10 : 1
		store_ln82 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   call   |         grp_dpu_unit_fu_194        |   768   |  57349  |  116350 |
|----------|------------------------------------|---------|---------|---------|
|          |             i_51_fu_244            |    0    |    0    |    10   |
|    add   |          add_ln211_fu_254          |    0    |    0    |    14   |
|          |          add_ln212_fu_265          |    0    |    0    |    14   |
|          |          add_ln214_fu_276          |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln209_fu_238         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |   addr3_cast_cast_read_read_fu_98  |    0    |    0    |    0    |
|          |      itr_cast_read_read_fu_104     |    0    |    0    |    0    |
|   read   |  this_p4_7_reload_read_read_fu_110 |    0    |    0    |    0    |
|          |  this_p3_7_reload_read_read_fu_116 |    0    |    0    |    0    |
|          | this_pMem_load_12_read_read_fu_122 |    0    |    0    |    0    |
|          |  this_p1_7_reload_read_read_fu_128 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_134       |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_141       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_148       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_155       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |     addr3_cast_cast_cast_fu_206    |    0    |    0    |    0    |
|          |          zext_ln211_fu_250         |    0    |    0    |    0    |
|   zext   |         idxprom_i788_fu_260        |    0    |    0    |    0    |
|          |         idxprom_i777_fu_271        |    0    |    0    |    0    |
|          |        idxprom2_i757_fu_313        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|extractvalue|         this_p3_ret_fu_305         |    0    |    0    |    0    |
|          |         this_p4_ret_fu_309         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |   768   |  57349  |  116409 |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln214_reg_392   |    7   |
|        i_reg_341       |    3   |
|   icmp_ln209_reg_378   |    1   |
|    this_p1_8_reg_371   |  8192  |
|    this_p2_4_reg_364   |  8192  |
|    this_p3_8_reg_356   |  8192  |
|   this_p3_ret_reg_397  |  8192  |
|    this_p4_8_reg_348   |  8192  |
|   this_p4_ret_reg_403  |  8192  |
|this_pMem_addr_9_reg_387|    8   |
| this_pMem_addr_reg_382 |    8   |
+------------------------+--------+
|          Total         |  49179 |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_169 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_169 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 116409 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  49179 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106528 | 116427 |
+-----------+--------+--------+--------+--------+
