0.6
2018.3
Dec  7 2018
00:33:28
E:/SSC_CS145/project_files/projects/lab02/lab02.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/SSC_CS145/project_files/projects/lab02/lab02.srcs/sim_1/new/adder_4bits_tb.v,1620787625,verilog,,,,adder_4bits_tb,,,,,,,,
E:/SSC_CS145/project_files/projects/lab02/lab02.srcs/sources_1/new/adder_1bit.v,1620786970,verilog,,E:/SSC_CS145/project_files/projects/lab02/lab02.srcs/sources_1/new/adder_4bits.v,,adder_1bit,,,,,,,,
E:/SSC_CS145/project_files/projects/lab02/lab02.srcs/sources_1/new/adder_4bits.v,1620787625,verilog,,E:/SSC_CS145/project_files/projects/lab02/lab02.srcs/sim_1/new/adder_4bits_tb.v,,adder_4bits,,,,,,,,
