sim_seconds                                  0.000567                       # Number of seconds simulated
sim_ticks                                   567281000                       # Number of ticks simulated
final_tick                               3086583899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30933766                       # Simulator instruction rate (inst/s)
host_op_rate                                 36556660                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              228816733                       # Simulator tick rate (ticks/s)
host_mem_usage                                2603936                       # Number of bytes of host memory used
host_seconds                                     2.48                       # Real time elapsed on the host
sim_insts                                    76690225                       # Number of instructions simulated
sim_ops                                      90630714                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.pim_sys6.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys6.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys6.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys6.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys6.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys6.pim_memory.bytes_read::system.pim_sys6.cpu.inst       584868                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.pim_sys6.cpu.data       239514                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu0.data         1618                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu1.data         1648                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu2.data         1615                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu3.data         1640                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu4.data         1652                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu5.data         1648                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::total       834203                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_inst_read::system.pim_sys6.cpu.inst       584868                       # Number of instructions bytes read from this memory
system.pim_sys6.pim_memory.bytes_inst_read::total       584868                       # Number of instructions bytes read from this memory
system.pim_sys6.pim_memory.bytes_written::system.pim_sys6.cpu.data        41979                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu0.data          342                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu1.data          344                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu2.data          343                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu3.data          344                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu4.data          342                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu5.data          342                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::total        44036                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.num_reads::system.pim_sys6.cpu.inst       146217                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.pim_sys6.cpu.data        64647                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu0.data          638                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu1.data          654                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu2.data          637                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu3.data          650                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu4.data          655                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu5.data          653                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::total       214751                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.pim_sys6.cpu.data        13139                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu0.data          171                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu1.data          172                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu2.data          172                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu3.data          172                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu4.data          171                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu5.data          171                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::total        14168                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.bw_read::system.pim_sys6.cpu.inst   1031002272                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.pim_sys6.cpu.data    422214035                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu0.data      2852202                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu1.data      2905086                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu2.data      2846914                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu3.data      2890983                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu4.data      2912137                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu5.data      2905086                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::total   1470528715                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_inst_read::system.pim_sys6.cpu.inst   1031002272                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_inst_read::total   1031002272                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.pim_sys6.cpu.data     74000363                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu0.data       602876                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu1.data       606401                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu2.data       604639                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu3.data       606401                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu4.data       602876                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu5.data       602876                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::total     77626432                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.pim_sys6.cpu.inst   1031002272                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.pim_sys6.cpu.data    496214398                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu0.data      3455078                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu1.data      3511487                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu2.data      3451552                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu3.data      3497385                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu4.data      3515013                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu5.data      3507962                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::total   1548155147                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls1.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls1.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls1.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls1.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls1.bytes_written::system.pim_sys1.cpu.data         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls1.bytes_written::total         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls1.num_writes::system.pim_sys1.cpu.data         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls1.num_writes::total         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls1.bw_write::system.pim_sys1.cpu.data      7220408                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls1.bw_write::total       7220408                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls1.bw_total::system.pim_sys1.cpu.data      7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.bw_total::total       7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls1.writeReqs                1024                       # Number of write requests accepted
system.pim_vault_ctrls1.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls1.writeBursts              1024                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls1.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls1.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls1.bytesWritten             4032                       # Total number of bytes written to DRAM
system.pim_vault_ctrls1.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls1.bytesWrittenSys          4096                       # Total written bytes from the system interface side
system.pim_vault_ctrls1.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls1.mergedWrBursts            895                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls1.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::0           16                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::1           21                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::2           16                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::3           16                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::4            9                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::5            8                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::6           24                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::7           16                       # Per bank write bursts
system.pim_vault_ctrls1.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls1.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls1.totGap             5135442500                       # Total gap between requests
system.pim_vault_ctrls1.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::2          1024                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::15               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::16               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::17               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::18               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::19               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::20               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::21               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::22               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::23               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::24               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::25               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::26               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::27               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::28               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::29               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::30               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::31               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::32               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.bytesPerActivate::samples           23                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::mean   175.304348                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::gmean   136.100569                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::stdev    96.902216                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::32-63            4     17.39%     17.39% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::64-95            3     13.04%     30.43% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::96-127            1      4.35%     34.78% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::160-191            2      8.70%     43.48% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::224-255            1      4.35%     47.83% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::256-287           12     52.17%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::total           23                       # Bytes accessed per row activation
system.pim_vault_ctrls1.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::mean   122.428571                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::stdev   323.915553                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::0-15            6     85.71%     85.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::848-863            1     14.29%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::18            7    100.00%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls1.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls1.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls1.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls1.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls1.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls1.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBW                  7.11                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls1.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBWSys               7.22                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls1.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls1.busUtil                  0.07                       # Data bus utilization in percentage
system.pim_vault_ctrls1.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls1.busUtilWrite             0.07                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls1.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls1.avgWrQLen               23.22                       # Average write queue length when enqueuing
system.pim_vault_ctrls1.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls1.writeRowHits              103                       # Number of row buffer hits during writes
system.pim_vault_ctrls1.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls1.writeRowHitRate         79.84                       # Row buffer hit rate for writes
system.pim_vault_ctrls1.avgGap             5015080.57                       # Average gap between requests
system.pim_vault_ctrls1.pageHitRate             79.84                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls1.memoryStateTime::IDLE    513594759                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT      3672698                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.actEnergy::0            75600                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::1            84672                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::2            87696                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::3     46569.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::0            51000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::1            57120                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::2            59160                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::3            31416                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::0   26542.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::1   26956.800000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::2   20321.280000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::3   23224.320000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::0 730864177.920000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::1 732006020.160000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::2 731250993.600000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::3 728733545.280000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::0 8063090688.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::1 8062089072.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::2   8062751376                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::3   8064959664                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::0   11293410805.440001                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::1   11293586606.400002                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::2   11293492312.320000                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::3   11293053786.240000                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.averagePower::0     77.848013                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::1     77.849225                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::2     77.848575                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::3     77.845552                       # Core power per rank (mW)
system.mem_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls5.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls5.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls5.atomic_min_count                  0                       # atomic min count
system.mem_ctrls5.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls5.bytes_read::system.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu3.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::total              1280                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls5.bytes_written::total           1024                       # Number of bytes written to this memory
system.mem_ctrls5.num_reads::system.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::total                  5                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_writes::writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls5.num_writes::total                 4                       # Number of write requests responded to by this memory
system.mem_ctrls5.bw_read::system.cpu1.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu2.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu3.data       902551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu5.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::total              2256377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::writebacks        1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::total             1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_total::writebacks        1805102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu1.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu2.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu3.data       902551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu5.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::total             4061479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.readReqs                          5                       # Number of read requests accepted
system.mem_ctrls5.writeReqs                         4                       # Number of write requests accepted
system.mem_ctrls5.readBursts                       40                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls5.writeBursts                      32                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls5.bytesReadDRAM                  1280                       # Total number of bytes read from DRAM
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls5.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls5.bytesReadSys                   1280                       # Total read bytes from the system interface side
system.mem_ctrls5.bytesWrittenSys                1024                       # Total written bytes from the system interface side
system.mem_ctrls5.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls5.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls5.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls5.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::5               16                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::7               24                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::2               14                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::5                9                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls5.totGap                    723181000                       # Total gap between requests
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::5                   40                       # Read request sizes (log2)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::5                  32                       # Write request sizes (log2)
system.mem_ctrls5.rdQLenPdf::0                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::1                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.bytesPerActivate::samples           14                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::mean   201.142857                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::gmean   159.094148                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::stdev    93.445877                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::32-63            3     21.43%     21.43% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::192-223            1      7.14%     28.57% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::224-255            1      7.14%     35.71% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::256-287            9     64.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::total           14                       # Bytes accessed per row activation
system.mem_ctrls5.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::mean            36                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::gmean    29.933259                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::stdev    28.284271                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::16               1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::56               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls5.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls5.totQLat                      998000                       # Total ticks spent queuing
system.mem_ctrls5.totMemAccLat                1676000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls5.totBusLat                    128000                       # Total ticks spent in databus transfers
system.mem_ctrls5.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls5.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls5.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls5.avgRdBW                        2.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBW                        2.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls5.avgRdBWSys                     2.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBWSys                     1.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls5.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls5.busUtil                        0.05                       # Data bus utilization in percentage
system.mem_ctrls5.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls5.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls5.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls5.avgWrQLen                     31.10                       # Average write queue length when enqueuing
system.mem_ctrls5.readRowHits                      35                       # Number of row buffer hits during reads
system.mem_ctrls5.writeRowHits                     39                       # Number of row buffer hits during writes
system.mem_ctrls5.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls5.writeRowHitRate              121.88                       # Row buffer hit rate for writes
system.mem_ctrls5.avgGap                  80353444.44                       # Average gap between requests
system.mem_ctrls5.pageHitRate                  102.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls5.memoryStateTime::IDLE     515828564                       # Time in different power states
system.mem_ctrls5.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT        1452643                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls5.actEnergy::0           1352332.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::1           1413417.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::2           1331769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::3                1336608                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.preEnergy::0                 912288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::1                 953496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::2                 898416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::3                 901680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.readEnergy::0          5165222.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::1               5463744                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::2          5068377.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::3               4994496                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.writeEnergy::0         2325749.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::1         2435235.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::2         2266030.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::3         2276398.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.actBackEnergy::0       739938669.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::1       740834435.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::2       740888444.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::3          741339720                       # Energy for active background per rank (pJ)
system.mem_ctrls5.preBackEnergy::0         8055131424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::1         8054345664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::2       8054298288.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::3       8053902432.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.totalEnergy::0         11304020656.320000                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::1         11304640963.200001                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::2         11303946295.680002                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::3         11303946304.320000                       # Total energy per rank (pJ)
system.mem_ctrls5.averagePower::0           77.921142                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::1           77.925418                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::2           77.920630                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::3           77.920630                       # Core power per rank (mW)
system.pim_vault_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls0.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls0.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls0.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls0.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls0.bytes_read::system.pim_sys0.cpu.data         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_read::total         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_written::system.pim_sys0.cpu.data         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls0.bytes_written::total         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls0.num_reads::system.pim_sys0.cpu.data         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_reads::total         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_writes::system.pim_sys0.cpu.data         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.num_writes::total         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.bw_read::system.pim_sys0.cpu.data      7220408                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_read::total        7220408                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::system.pim_sys0.cpu.data      7220408                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::total       7220408                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::system.pim_sys0.cpu.data     14440815                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::total      14440815                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.readReqs                 1024                       # Number of read requests accepted
system.pim_vault_ctrls0.writeReqs                1024                       # Number of write requests accepted
system.pim_vault_ctrls0.readBursts               1024                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls0.writeBursts              1024                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls0.bytesReadDRAM           26720                       # Total number of bytes read from DRAM
system.pim_vault_ctrls0.bytesReadWrQ             6048                       # Total number of bytes read from write queue
system.pim_vault_ctrls0.bytesWritten             4064                       # Total number of bytes written to DRAM
system.pim_vault_ctrls0.bytesReadSys             4096                       # Total read bytes from the system interface side
system.pim_vault_ctrls0.bytesWrittenSys          4096                       # Total written bytes from the system interface side
system.pim_vault_ctrls0.servicedByWrQ             189                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls0.mergedWrBursts            894                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls0.perBankRdBursts::0          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::1          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::2          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::3          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::4           72                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::5           64                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::6          123                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::7           64                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::0           16                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::1           21                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::2           16                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::3           16                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::4            9                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::5            8                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::6           25                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::7           16                       # Per bank write bursts
system.pim_vault_ctrls0.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls0.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls0.totGap             5807227000                       # Total gap between requests
system.pim_vault_ctrls0.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::2           1024                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::2          1024                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.rdQLenPdf::0              835                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::15               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::16               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::17               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::18               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::19               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::20               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::21               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::22               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::23               9                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::24               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::25               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::26               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::27               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::28               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::29               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::30               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::31               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::32               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.bytesPerActivate::samples          182                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::mean   169.142857                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::gmean   156.247808                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::stdev    50.520511                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::32-63           11      6.04%      6.04% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::64-95            4      2.20%      8.24% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::96-127           10      5.49%     13.74% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::128-159            4      2.20%     15.93% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::160-191           49     26.92%     42.86% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::192-223           87     47.80%     90.66% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::224-255            6      3.30%     93.96% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::256-287           11      6.04%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::total          182                       # Bytes accessed per row activation
system.pim_vault_ctrls0.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::mean   122.428571                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::stdev   323.915553                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::0-15            6     85.71%     85.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::848-863            1     14.29%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::mean    18.142857                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::gmean    18.139568                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::stdev     0.377964                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::18            6     85.71%     85.71% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::19            1     14.29%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.totQLat               5269163                       # Total ticks spent queuing
system.pim_vault_ctrls0.totMemAccLat         19422413                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls0.totBusLat             2672000                       # Total ticks spent in databus transfers
system.pim_vault_ctrls0.avgQLat               6310.37                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls0.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls0.avgMemAccLat         23260.37                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls0.avgRdBW                 47.10                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBW                  7.16                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls0.avgRdBWSys               7.22                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBWSys               7.22                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls0.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls0.busUtil                  0.54                       # Data bus utilization in percentage
system.pim_vault_ctrls0.busUtilRead              0.47                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls0.busUtilWrite             0.07                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls0.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls0.avgWrQLen               24.13                       # Average write queue length when enqueuing
system.pim_vault_ctrls0.readRowHits               678                       # Number of row buffer hits during reads
system.pim_vault_ctrls0.writeRowHits              102                       # Number of row buffer hits during writes
system.pim_vault_ctrls0.readRowHitRate          81.20                       # Row buffer hit rate for reads
system.pim_vault_ctrls0.writeRowHitRate         78.46                       # Row buffer hit rate for writes
system.pim_vault_ctrls0.avgGap             2835560.06                       # Average gap between requests
system.pim_vault_ctrls0.pageHitRate             80.83                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls0.memoryStateTime::IDLE    392985449                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT    124282008                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.actEnergy::0     107654.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::1     113097.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::2     103420.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::3     67737.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::0            72624                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::1            76296                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::2            69768                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::3            45696                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::0    235622.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::1    255590.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::2    195686.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::3    157747.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::0   26542.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::1   26956.800000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::2   20321.280000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::3   23639.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::0 733357056.960000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::1 734197829.760000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::2 733416537.600000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::3 730353038.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::0 8060903952.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::1 8060166432.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::2   8060851776                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::3   8063539056                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::0   11293898422.080002                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::1   11294031172.799999                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::2   11293852480.320000                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::3   11293381884.480000                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.averagePower::0     77.851375                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::1     77.852290                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::2     77.851058                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::3     77.847814                       # Core power per rank (mW)
system.mem_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls7.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls7.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls7.atomic_min_count                  0                       # atomic min count
system.mem_ctrls7.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls7.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::total               256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_written::writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrls7.bytes_written::total           1280                       # Number of bytes written to this memory
system.mem_ctrls7.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::total                  1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_writes::writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls7.num_writes::total                 5                       # Number of write requests responded to by this memory
system.mem_ctrls7.bw_read::system.cpu7.inst       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::total               451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu7.inst       451275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::total          451275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::writebacks        2256377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::total             2256377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_total::writebacks        2256377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu7.inst       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::total             2707653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.readReqs                          1                       # Number of read requests accepted
system.mem_ctrls7.writeReqs                         5                       # Number of write requests accepted
system.mem_ctrls7.readBursts                        8                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls7.writeBursts                      40                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls7.bytesReadDRAM                   256                       # Total number of bytes read from DRAM
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls7.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls7.bytesReadSys                    256                       # Total read bytes from the system interface side
system.mem_ctrls7.bytesWrittenSys                1280                       # Total written bytes from the system interface side
system.mem_ctrls7.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls7.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls7.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls7.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls7.totGap                    702197000                       # Total gap between requests
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::5                    8                       # Read request sizes (log2)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::5                  40                       # Write request sizes (log2)
system.mem_ctrls7.rdQLenPdf::0                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::mean   199.111111                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::gmean   156.554733                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::stdev    95.703245                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::32-63            2     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::224-255            2     22.22%     44.44% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::256-287            5     55.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls7.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::mean            12                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::stdev    16.970563                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::0                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::24               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls7.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls7.totQLat                      199600                       # Total ticks spent queuing
system.mem_ctrls7.totMemAccLat                 335200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls7.totBusLat                     25600                       # Total ticks spent in databus transfers
system.mem_ctrls7.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls7.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls7.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls7.avgRdBW                        0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBW                        2.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls7.avgRdBWSys                     0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBWSys                     2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls7.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls7.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls7.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls7.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls7.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls7.avgWrQLen                     31.42                       # Average write queue length when enqueuing
system.mem_ctrls7.readRowHits                       7                       # Number of row buffer hits during reads
system.mem_ctrls7.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls7.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls7.writeRowHitRate              100.00                       # Row buffer hit rate for writes
system.mem_ctrls7.avgGap                 117032833.33                       # Average gap between requests
system.mem_ctrls7.pageHitRate                   97.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls7.memoryStateTime::IDLE     516405269                       # Time in different power states
system.mem_ctrls7.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT         862188                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls7.actEnergy::0           1388620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::1           1438819.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::2           1326326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::3           1345075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.preEnergy::0                 936768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::1                 970632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::2           894744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::3                 907392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.readEnergy::0          5288025.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::1          5500185.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::2          5073369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::3               5096832                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.writeEnergy::0         2412011.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::1         2385884.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::2         2256076.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::3         2279301.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.actBackEnergy::0       741096653.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::1       742336225.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::2       740054347.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::3       740835694.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.preBackEnergy::0       8054114832.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::1       8053027488.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::2         8055029136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::3         8054343744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.totalEnergy::0         11304431881.920000                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::1         11304854205.119999                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::2         11303828970.240002                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::3         11304003008.639999                       # Total energy per rank (pJ)
system.mem_ctrls7.averagePower::0           77.923984                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::1           77.926895                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::2           77.919828                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::3           77.921028                       # Core power per rank (mW)
system.mem_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls0.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls0.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls0.atomic_min_count                  0                       # atomic min count
system.mem_ctrls0.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls0.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total               512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           1024                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                  2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 4                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::system.cpu7.inst       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               902551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu7.inst       451275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          451275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        1805102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.inst       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             2707653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          2                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         4                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      32                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                   512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                    512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                1024                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                7                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                    719961000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                   16                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                  32                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples            6                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   213.333333                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   177.035207                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    89.752252                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::32-63            1     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::224-255            1     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            4     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total            6                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0                1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                      399200                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                 670400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                     51200                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     33.44                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                      14                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     20                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.50                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                 119993500.00                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   70.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.memoryStateTime::IDLE     516938804                       # Time in different power states
system.mem_ctrls0.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT         328653                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.actEnergy::0                1560384                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::1           1362614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::2                1554336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::3           1499299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.preEnergy::0                1052640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::1           919224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::2                1048560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::3                1011432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.readEnergy::0          5919513.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::1          5192179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::2          5911027.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::3          5694374.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.writeEnergy::0         2707706.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::1         2312478.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::2         2674114.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::3         2531450.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.actBackEnergy::0       742847857.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::1       741146011.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::2       742579456.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::3       742364680.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.preBackEnergy::0       8052578688.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::1         8054071536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::2       8052814128.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::3       8053002528.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.totalEnergy::0         11305861760.639999                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::1         11304199013.760000                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::2         11305776592.320002                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::3         11305298735.040001                       # Total energy per rank (pJ)
system.mem_ctrls0.averagePower::0           77.933841                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::1           77.922379                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::2           77.933254                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::3           77.929960                       # Core power per rank (mW)
system.pim_vault_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls4.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls4.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls4.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls4.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls4.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls4.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls4.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls4.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls4.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls4.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls4.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls4.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls4.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls4.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls4.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls4.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls4.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls4.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls4.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls4.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls4.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls4.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls4.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls4.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls4.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls4.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls4.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls4.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls4.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls4.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls4.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls4.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls4.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls4.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls4.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls4.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls4.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls4.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls4.memoryStateTime::IDLE    517267457                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.actEnergy::0     41126.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::1     44755.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::2     47779.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::3     22377.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::0            27744                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::1     30192.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::2     32232.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::3     15096.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::1   13685.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::0 728606157.120000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::1 729075271.680000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::2 729025914.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::3 727316297.280000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::0 8065071408.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::1   8064659904                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::2   8064703200                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::3   8066202864                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::0   11293060430.400002                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::1   11293146574.080000                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::2   11293145161.920000                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::3   11292822637.440001                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.averagePower::0     77.845598                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::1     77.846192                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::2     77.846182                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::3     77.843959                       # Core power per rank (mW)
system.mem_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls6.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls6.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls6.atomic_min_count                  0                       # atomic min count
system.mem_ctrls6.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls6.bytes_read::system.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::total               768                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_written::writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrls6.bytes_written::total           1536                       # Number of bytes written to this memory
system.mem_ctrls6.num_reads::system.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::total                  3                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_writes::writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls6.num_writes::total                 6                       # Number of write requests responded to by this memory
system.mem_ctrls6.bw_read::system.cpu0.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu2.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu5.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::total              1353826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::writebacks        2707653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::total             2707653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_total::writebacks        2707653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu0.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu2.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu5.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::total             4061479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.readReqs                          3                       # Number of read requests accepted
system.mem_ctrls6.writeReqs                         6                       # Number of write requests accepted
system.mem_ctrls6.readBursts                       24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls6.writeBursts                      48                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls6.bytesReadDRAM                   768                       # Total number of bytes read from DRAM
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls6.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls6.bytesReadSys                    768                       # Total read bytes from the system interface side
system.mem_ctrls6.bytesWrittenSys                1536                       # Total written bytes from the system interface side
system.mem_ctrls6.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls6.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls6.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::1                1                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::2                7                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::5               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls6.totGap                    723522000                       # Total gap between requests
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::5                   24                       # Read request sizes (log2)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::5                  48                       # Write request sizes (log2)
system.mem_ctrls6.rdQLenPdf::0                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.bytesPerActivate::samples           11                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::mean   209.454545                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::gmean   171.197649                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::stdev    88.639002                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::32-63            2     18.18%     18.18% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::224-255            2     18.18%     36.36% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::256-287            7     63.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::total           11                       # Bytes accessed per row activation
system.mem_ctrls6.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::mean            16                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::stdev    22.627417                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::0                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::32               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls6.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls6.totQLat                      598800                       # Total ticks spent queuing
system.mem_ctrls6.totMemAccLat                1005600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls6.totBusLat                     76800                       # Total ticks spent in databus transfers
system.mem_ctrls6.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls6.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls6.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls6.avgRdBW                        1.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBW                        2.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls6.avgRdBWSys                     1.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBWSys                     2.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls6.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls6.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls6.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls6.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls6.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls6.avgWrQLen                     29.67                       # Average write queue length when enqueuing
system.mem_ctrls6.readRowHits                      21                       # Number of row buffer hits during reads
system.mem_ctrls6.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls6.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls6.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls6.avgGap                  80391333.33                       # Average gap between requests
system.mem_ctrls6.pageHitRate                   84.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls6.memoryStateTime::IDLE     516566881                       # Time in different power states
system.mem_ctrls6.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT         714326                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls6.actEnergy::0           1359590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::1           1477526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::2           1314835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::3           1342051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.preEnergy::0           917184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::1           996744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::2                 886992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::3                 905352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.readEnergy::0          5173209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::1          5571571.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::2          5048908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::3          5025446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.writeEnergy::0         2359342.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::1         2508226.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::2         2229534.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::3         2292572.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.actBackEnergy::0       739873169.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::1       742417539.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::2       740297577.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::3       741056927.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.preBackEnergy::0         8055188880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::1         8052956976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::2       8054816592.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::3         8054150496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.totalEnergy::0         11304066345.600000                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::1         11305123554.240000                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::2         11303789410.559999                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::3         11303967815.040001                       # Total energy per rank (pJ)
system.mem_ctrls6.averagePower::0           77.921457                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::1           77.928745                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::2           77.919548                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::3           77.920778                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.pim_sys1.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys1.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys1.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys1.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys1.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys1.pim_memory.bytes_read::system.pim_sys1.cpu.inst       842284                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.pim_sys1.cpu.data       307394                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu0.data          689                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu1.data          724                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu2.data          682                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu3.data          691                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu4.data          738                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu5.data          707                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::total      1153909                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_inst_read::system.pim_sys1.cpu.inst       842284                       # Number of instructions bytes read from this memory
system.pim_sys1.pim_memory.bytes_inst_read::total       842284                       # Number of instructions bytes read from this memory
system.pim_sys1.pim_memory.bytes_written::system.pim_sys1.cpu.data        63251                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu0.data         1032                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu1.data         1022                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu2.data         1026                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu3.data         1027                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu4.data         1034                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu5.data         1032                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::total        69424                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.num_reads::system.pim_sys1.cpu.inst       210571                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.pim_sys1.cpu.data        85513                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu0.data          345                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu1.data          362                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu2.data          341                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu3.data          346                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu4.data          369                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu5.data          354                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::total       298201                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.pim_sys1.cpu.data        20406                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu0.data          345                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu1.data          341                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu2.data          342                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu3.data          343                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu4.data          345                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu5.data          345                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::total        22467                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.bw_read::system.pim_sys1.cpu.inst   1484773860                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.pim_sys1.cpu.data    541872546                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu0.data      1214566                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu1.data      1276263                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu2.data      1202226                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu3.data      1218091                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu4.data      1300943                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu5.data      1246296                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::total   2034104791                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_inst_read::system.pim_sys1.cpu.inst   1484773860                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_inst_read::total   1484773860                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.pim_sys1.cpu.data    111498534                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu0.data      1819204                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu1.data      1801576                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu2.data      1808627                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu3.data      1810390                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu4.data      1822730                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu5.data      1819204                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::total    122380267                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.pim_sys1.cpu.inst   1484773860                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.pim_sys1.cpu.data    653371081                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu0.data      3033770                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu1.data      3077840                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu2.data      3010854                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu3.data      3028481                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu4.data      3123672                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu5.data      3065500                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::total   2156485058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls2.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls2.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls2.atomic_min_count                  0                       # atomic min count
system.mem_ctrls2.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls2.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total               768                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total            512                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                  3                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 2                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::system.cpu5.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu7.inst       902551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              1353826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu7.inst       902551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::total          902551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks         902551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              902551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks         902551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu5.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.inst       902551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             2256377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          3                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         2                       # Number of write requests accepted
system.mem_ctrls2.readBursts                       24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                      16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                   768                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                    768                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                 512                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                7                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                    684455000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                   24                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                  16                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples            7                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   219.428571                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   186.613280                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    83.504206                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::32-63            1     14.29%     14.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::224-255            1     14.29%     28.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-287            5     71.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total            7                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean            32                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean           32                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32               1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                      756384                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                1163184                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                     76800                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    31516.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48466.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        1.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     1.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     30.76                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                      21                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                     20                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate              125.00                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                 136891000.00                       # Average gap between requests
system.mem_ctrls2.pageHitRate                  102.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.memoryStateTime::IDLE     516170426                       # Time in different power states
system.mem_ctrls2.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT        1097031                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.actEnergy::0           1424908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::1           1343865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::2           1356566.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::3           1450310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.preEnergy::0                 961248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::1                 906576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::2           915144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::3           978384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.readEnergy::0          5372889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::1               5169216                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::2          5127782.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::3          5492697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.writeEnergy::0         2511544.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::1         2305843.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::2         2302940.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::3         2435235.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.actBackEnergy::0       740973752.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::1          739746000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::2       740907924.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::3       741842487.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.preBackEnergy::0         8054222640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::1         8055299616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::2         8054280384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::3       8053460592.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.totalEnergy::0         11304661953.599998                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::1         11303966087.040001                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::2         11304085711.680000                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::3         11304854677.440001                       # Total energy per rank (pJ)
system.mem_ctrls2.averagePower::0           77.925570                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::1           77.920773                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::2           77.921598                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::3           77.926899                       # Core power per rank (mW)
system.pim_sys3.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys3.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys3.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys3.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys3.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys3.pim_memory.bytes_read::system.pim_sys3.cpu.inst       170612                       # Number of bytes read from this memory
system.pim_sys3.pim_memory.bytes_read::system.pim_sys3.cpu.data        52070                       # Number of bytes read from this memory
system.pim_sys3.pim_memory.bytes_read::system.cpu5.data            1                       # Number of bytes read from this memory
system.pim_sys3.pim_memory.bytes_read::total       222683                       # Number of bytes read from this memory
system.pim_sys3.pim_memory.bytes_inst_read::system.pim_sys3.cpu.inst       170612                       # Number of instructions bytes read from this memory
system.pim_sys3.pim_memory.bytes_inst_read::total       170612                       # Number of instructions bytes read from this memory
system.pim_sys3.pim_memory.bytes_written::system.pim_sys3.cpu.data        14425                       # Number of bytes written to this memory
system.pim_sys3.pim_memory.bytes_written::system.cpu5.data            6                       # Number of bytes written to this memory
system.pim_sys3.pim_memory.bytes_written::total        14431                       # Number of bytes written to this memory
system.pim_sys3.pim_memory.num_reads::system.pim_sys3.cpu.inst        42653                       # Number of read requests responded to by this memory
system.pim_sys3.pim_memory.num_reads::system.pim_sys3.cpu.data        15232                       # Number of read requests responded to by this memory
system.pim_sys3.pim_memory.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.pim_sys3.pim_memory.num_reads::total        57886                       # Number of read requests responded to by this memory
system.pim_sys3.pim_memory.num_writes::system.pim_sys3.cpu.data         4714                       # Number of write requests responded to by this memory
system.pim_sys3.pim_memory.num_writes::system.cpu5.data            3                       # Number of write requests responded to by this memory
system.pim_sys3.pim_memory.num_writes::total         4717                       # Number of write requests responded to by this memory
system.pim_sys3.pim_memory.bw_read::system.pim_sys3.cpu.inst    300753947                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_read::system.pim_sys3.cpu.data     91788726                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_read::system.cpu5.data         1763                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_read::total    392544436                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_inst_read::system.pim_sys3.cpu.inst    300753947                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_inst_read::total    300753947                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_write::system.pim_sys3.cpu.data     25428315                       # Write bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_write::system.cpu5.data        10577                       # Write bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_write::total     25438892                       # Write bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_total::system.pim_sys3.cpu.inst    300753947                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_total::system.pim_sys3.cpu.data    117217041                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_total::system.cpu5.data        12340                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_total::total    417983327                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls2.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls2.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls2.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls2.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.bytes_written::system.pim_sys2.cpu.data         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls2.bytes_written::total         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls2.num_writes::system.pim_sys2.cpu.data         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls2.num_writes::total         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls2.bw_write::system.pim_sys2.cpu.data      7220408                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls2.bw_write::total       7220408                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls2.bw_total::system.pim_sys2.cpu.data      7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls2.bw_total::total       7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls2.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls2.writeReqs                1024                       # Number of write requests accepted
system.pim_vault_ctrls2.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls2.writeBursts              1024                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls2.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls2.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls2.bytesWritten             4032                       # Total number of bytes written to DRAM
system.pim_vault_ctrls2.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls2.bytesWrittenSys          4096                       # Total written bytes from the system interface side
system.pim_vault_ctrls2.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls2.mergedWrBursts            895                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls2.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::0           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::1           17                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::2           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::3           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::4           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::5           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::6           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::7           13                       # Per bank write bursts
system.pim_vault_ctrls2.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls2.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls2.totGap             4807345000                       # Total gap between requests
system.pim_vault_ctrls2.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::2          1024                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::15               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::16               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::17               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::18               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::19               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::20               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::21               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::22               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::23               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::24               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::25               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::26               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::27               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::28               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::29               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::30               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::31               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::32               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.bytesPerActivate::samples           22                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::mean   183.272727                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::gmean   154.811789                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::stdev    86.758659                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::32-63            1      4.55%      4.55% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::64-95            5     22.73%     27.27% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::128-159            1      4.55%     31.82% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::160-191            2      9.09%     40.91% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::192-223            1      4.55%     45.45% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::224-255            1      4.55%     50.00% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::256-287           11     50.00%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::total           22                       # Bytes accessed per row activation
system.pim_vault_ctrls2.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::mean   122.428571                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::stdev   323.915553                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::0-15            6     85.71%     85.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::848-863            1     14.29%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::18            7    100.00%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls2.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls2.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls2.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls2.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls2.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls2.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBW                  7.11                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls2.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBWSys               7.22                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls2.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls2.busUtil                  0.07                       # Data bus utilization in percentage
system.pim_vault_ctrls2.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls2.busUtilWrite             0.07                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls2.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls2.avgWrQLen               22.26                       # Average write queue length when enqueuing
system.pim_vault_ctrls2.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls2.writeRowHits              104                       # Number of row buffer hits during writes
system.pim_vault_ctrls2.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls2.writeRowHitRate         80.62                       # Row buffer hit rate for writes
system.pim_vault_ctrls2.avgGap             4694672.85                       # Average gap between requests
system.pim_vault_ctrls2.pageHitRate             80.62                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls2.memoryStateTime::IDLE    512999590                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT      4267867                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.actEnergy::0     87091.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::1     85276.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::2     85881.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::3     36892.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::0            58752                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::1            57528                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::2            57936                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::3            24888                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::0    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::3    44428.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::0   27371.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::1   26542.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::2   26542.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::3   16588.800000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::0 732181452.480000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::1 731260733.760000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::2 731105547.840000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::3 727690034.880000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::0   8061935184                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::1 8062742832.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::2   8062878960                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::3   8065875024                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::0   11293612616.639999                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::1   11293495678.080000                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::2   11293477632.959999                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::3   11292882827.520000                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.averagePower::0     77.849405                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::1     77.848598                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::2     77.848474                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::3     77.844374                       # Core power per rank (mW)
system.pim_sys5.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys5.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys5.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys5.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys5.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys7.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys7.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys7.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys7.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys7.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys7.pim_memory.bytes_read::system.pim_sys7.cpu.inst       581600                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.pim_sys7.cpu.data       238536                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu0.data         1644                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu1.data         1630                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu2.data         1654                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu3.data         1654                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu4.data         1602                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu5.data         1634                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::total       829954                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_inst_read::system.pim_sys7.cpu.inst       581600                       # Number of instructions bytes read from this memory
system.pim_sys7.pim_memory.bytes_inst_read::total       581600                       # Number of instructions bytes read from this memory
system.pim_sys7.pim_memory.bytes_written::system.pim_sys7.cpu.data        41748                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu0.data          346                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu1.data          340                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu2.data          349                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu3.data          342                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu4.data          342                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu5.data          344                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::total        43811                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.num_reads::system.pim_sys7.cpu.inst       145400                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.pim_sys7.cpu.data        64363                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu0.data          651                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu1.data          645                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu2.data          657                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu3.data          656                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu4.data          630                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu5.data          647                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::total       213649                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.pim_sys7.cpu.data        13062                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu0.data          173                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu1.data          170                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu2.data          175                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu3.data          171                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu4.data          171                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu5.data          172                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::total        14094                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.bw_read::system.pim_sys7.cpu.inst   1025241459                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.pim_sys7.cpu.data    420490022                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu0.data      2898035                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu1.data      2873356                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu2.data      2915663                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu3.data      2915663                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu4.data      2823997                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu5.data      2880407                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::total   1463038600                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_inst_read::system.pim_sys7.cpu.inst   1025241459                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_inst_read::total   1025241459                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.pim_sys7.cpu.data     73593158                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu0.data       609927                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu1.data       599350                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu2.data       615215                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu3.data       602876                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu4.data       602876                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu5.data       606401                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::total     77229803                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.pim_sys7.cpu.inst   1025241459                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.pim_sys7.cpu.data    494083179                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu0.data      3507962                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu1.data      3472706                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu2.data      3530878                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu3.data      3518538                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu4.data      3426873                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu5.data      3486808                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::total   1540268403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls3.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls3.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls3.atomic_min_count                  0                       # atomic min count
system.mem_ctrls3.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls3.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total            512                       # Number of bytes written to this memory
system.mem_ctrls3.num_writes::writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 2                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_write::writebacks         902551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total              902551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks         902551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              902551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         2                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                      16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                 512                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                    703905000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                  16                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples            4                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean          192                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   147.220905                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   107.728053                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::32-63            1     25.00%     25.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::224-255            1     25.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-287            2     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total            4                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean             8                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean     8.000000                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::8                1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         0                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       0                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    0                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     24.12                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                     20                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  0                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate              125.00                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                 351952500.00                       # Average gap between requests
system.mem_ctrls3.pageHitRate                  125.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.memoryStateTime::IDLE     516935926                       # Time in different power states
system.mem_ctrls3.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT         331531                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.actEnergy::0           1399507.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::1           1316649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::2           1317254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::3           1347494.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.preEnergy::0                 944112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::1                 888216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::2           888624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::3           909024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.readEnergy::0          5315481.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::1          5099827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::2          4984012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::3          5045414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.writeEnergy::0         2438553.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::1         2295889.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::2         2210042.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::3         2325749.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.actBackEnergy::0       741029512.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::1       739841048.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::2       740897144.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::3       740884559.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.preBackEnergy::0       8054173728.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::1         8055216240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::2         8054289840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::3         8054300880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.totalEnergy::0         11304495864.960001                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::1         11303852841.599998                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::2         11303781888.959999                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::3         11304008091.840000                       # Total energy per rank (pJ)
system.mem_ctrls3.averagePower::0           77.924425                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::1           77.919993                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::2           77.919504                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::3           77.921063                       # Core power per rank (mW)
system.pim_vault_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls5.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls5.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls5.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls5.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls5.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls5.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls5.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls5.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls5.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls5.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls5.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls5.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls5.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls5.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls5.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls5.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls5.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls5.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls5.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls5.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls5.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls5.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls5.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls5.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls5.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls5.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls5.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls5.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls5.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls5.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls5.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls5.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls5.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls5.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls5.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls5.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls5.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls5.memoryStateTime::IDLE    517267457                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.actEnergy::0     44150.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::1            45360                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::2     26006.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::3     36892.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::0            29784                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::1            30600                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::2            17544                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::3            24888                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::0    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::2    67891.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::3    104332.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::0   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::1   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::2    7050.240000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::3   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::0 729129663.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::1 728908430.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::2 727399252.800000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::3 728405827.200000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::0 8064612192.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::1   8064806256                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::2   8066130096                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::3   8065247136                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::0   11293151826.240000                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::1   11293126682.879999                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::2   11292842810.879999                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::3   11293025244.480000                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.averagePower::0     77.846228                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::1     77.846055                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::2     77.844098                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::3     77.845356                       # Core power per rank (mW)
system.mem_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls4.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls4.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls4.atomic_min_count                  0                       # atomic min count
system.mem_ctrls4.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls4.bytes_read::system.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::total               768                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls4.bytes_written::total           1024                       # Number of bytes written to this memory
system.mem_ctrls4.num_reads::system.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::total                  3                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_writes::writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls4.num_writes::total                 4                       # Number of write requests responded to by this memory
system.mem_ctrls4.bw_read::system.cpu0.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu1.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu2.data       451275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::total              1353826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::writebacks        1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::total             1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_total::writebacks        1805102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu0.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu1.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu2.data       451275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::total             3158928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.readReqs                          3                       # Number of read requests accepted
system.mem_ctrls4.writeReqs                         4                       # Number of write requests accepted
system.mem_ctrls4.readBursts                       24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls4.writeBursts                      32                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls4.bytesReadDRAM                   768                       # Total number of bytes read from DRAM
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls4.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls4.bytesReadSys                    768                       # Total read bytes from the system interface side
system.mem_ctrls4.bytesWrittenSys                1024                       # Total written bytes from the system interface side
system.mem_ctrls4.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls4.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls4.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls4.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls4.totGap                    709080000                       # Total gap between requests
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::5                   24                       # Read request sizes (log2)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::5                  32                       # Write request sizes (log2)
system.mem_ctrls4.rdQLenPdf::0                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.bytesPerActivate::samples           11                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::mean   209.454545                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::gmean   171.197649                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::stdev    88.639002                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::32-63            2     18.18%     18.18% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::224-255            2     18.18%     36.36% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::256-287            7     63.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::total           11                       # Bytes accessed per row activation
system.mem_ctrls4.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::mean            20                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::gmean    19.595918                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::stdev     5.656854                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::16               1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::24               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls4.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls4.totQLat                      598800                       # Total ticks spent queuing
system.mem_ctrls4.totMemAccLat                1005600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls4.totBusLat                     76800                       # Total ticks spent in databus transfers
system.mem_ctrls4.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls4.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls4.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls4.avgRdBW                        1.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBW                        2.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls4.avgRdBWSys                     1.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBWSys                     1.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls4.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls4.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls4.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls4.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls4.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls4.avgWrQLen                     35.40                       # Average write queue length when enqueuing
system.mem_ctrls4.readRowHits                      21                       # Number of row buffer hits during reads
system.mem_ctrls4.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls4.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls4.writeRowHitRate              125.00                       # Row buffer hit rate for writes
system.mem_ctrls4.avgGap                 101297142.86                       # Average gap between requests
system.mem_ctrls4.pageHitRate                  108.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls4.memoryStateTime::IDLE     516000356                       # Time in different power states
system.mem_ctrls4.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT        1267101                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls4.actEnergy::0           1374710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::1                1433376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::2           1234396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::3           1446076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.preEnergy::0           927384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::1                 966960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::2                 832728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::3                 975528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.readEnergy::0          5116300.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::1               5421312                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::2          4732915.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::3          5435788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.writeEnergy::0         2471731.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::1         2461777.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::2         2096824.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::3         2482099.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.actBackEnergy::0       740633394.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::1       741471759.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::2       739579924.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::3       742014198.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.preBackEnergy::0         8054521200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::1       8053785792.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::2         8055445296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::3       8053309968.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.totalEnergy::0         11304239690.879999                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::1         11304735947.520000                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::2         11303117055.359999                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::3         11304858629.760002                       # Total energy per rank (pJ)
system.mem_ctrls4.averagePower::0           77.922659                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::1           77.926080                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::2           77.914921                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::3           77.926926                       # Core power per rank (mW)
system.pim_vault_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls3.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls3.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls3.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls3.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls3.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls3.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls3.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls3.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls3.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls3.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls3.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls3.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls3.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls3.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls3.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls3.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls3.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls3.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls3.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls3.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls3.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls3.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls3.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls3.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls3.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls3.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls3.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls3.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls3.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls3.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls3.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls3.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls3.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls3.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls3.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls3.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls3.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls3.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls3.memoryStateTime::IDLE    517267457                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.actEnergy::0     40521.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::1     44755.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::2     44150.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::3     22377.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::0            27336                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::1     30192.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::2            29784                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::3     15096.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::1   13685.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::0 728509029.120000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::1 728901699.840000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::2 728860659.840000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::3 727325490.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::0 8065156608.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::1   8064812160                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::2   8064848160                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::3   8066194800                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::0   11293047489.600000                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::1   11293125258.240000                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::2   11293118790.719999                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::3   11292823766.400000                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.averagePower::0     77.845509                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::1     77.846045                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::2     77.846000                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::3     77.843967                       # Core power per rank (mW)
system.pim_sys0.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys0.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys0.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys0.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys0.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.inst      1254492                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.data       495230                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu0.data         2343                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu1.data         2320                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu2.data         2339                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu3.data         2304                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu4.data         2298                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu5.data         2339                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::total      1763665                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::system.pim_sys0.cpu.inst      1254492                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::total      1254492                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_written::system.pim_sys0.cpu.data        91791                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu0.data         1373                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu1.data         1364                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu2.data         1372                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu3.data         1362                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu4.data         1374                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu5.data         1371                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::total       100008                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.inst       313623                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.data       135177                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu0.data         1002                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu1.data          988                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu2.data         1000                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu3.data          981                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu4.data          979                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu5.data          999                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::total       454749                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.pim_sys0.cpu.data        29153                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu0.data          515                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu1.data          512                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu2.data          515                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu3.data          511                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu4.data          515                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu5.data          515                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::total        32237                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.inst   2211411981                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.data    872988871                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu0.data      4130228                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu1.data      4089684                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu2.data      4123177                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu3.data      4061479                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu4.data      4050902                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu5.data      4123177                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::total   3108979500                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::system.pim_sys0.cpu.inst   2211411981                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::total   2211411981                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.pim_sys0.cpu.data    161808698                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu0.data      2420317                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu1.data      2404452                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu2.data      2418554                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu3.data      2400927                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu4.data      2422080                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu5.data      2416792                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu7.data         1763                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::total    176293583                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.inst   2211411981                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.data   1034797569                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu0.data      6550545                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu1.data      6494136                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu2.data      6541732                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu3.data      6462406                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu4.data      6472983                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu5.data      6539969                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu7.data         1763                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::total   3285273083                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls6.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls6.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls6.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls6.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.bytes_read::system.pim_sys6.cpu.data         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls6.bytes_read::total         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls6.num_reads::system.pim_sys6.cpu.data         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls6.num_reads::total         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls6.bw_read::system.pim_sys6.cpu.data      7220408                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls6.bw_read::total        7220408                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls6.bw_total::system.pim_sys6.cpu.data      7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.bw_total::total       7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.readReqs                 1024                       # Number of read requests accepted
system.pim_vault_ctrls6.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls6.readBursts               1024                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls6.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls6.bytesReadDRAM           27424                       # Total number of bytes read from DRAM
system.pim_vault_ctrls6.bytesReadWrQ             5344                       # Total number of bytes read from write queue
system.pim_vault_ctrls6.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls6.bytesReadSys             4096                       # Total read bytes from the system interface side
system.pim_vault_ctrls6.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls6.servicedByWrQ             167                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls6.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls6.perBankRdBursts::0          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::1           88                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::2          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::3          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::4          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::5          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::6           65                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::7           64                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls6.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls6.totGap             2436430000                       # Total gap between requests
system.pim_vault_ctrls6.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::2           1024                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.rdQLenPdf::0              857                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.bytesPerActivate::samples          164                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::mean   167.219512                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::gmean   159.920070                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::stdev    39.363969                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::32-47            3      1.83%      1.83% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::64-79            7      4.27%      6.10% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::96-111            6      3.66%      9.76% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::128-143           15      9.15%     18.90% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::160-175           40     24.39%     43.29% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::192-207           89     54.27%     97.56% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::224-239            4      2.44%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::total          164                       # Bytes accessed per row activation
system.pim_vault_ctrls6.totQLat               5583611                       # Total ticks spent queuing
system.pim_vault_ctrls6.totMemAccLat         20109761                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls6.totBusLat             2742400                       # Total ticks spent in databus transfers
system.pim_vault_ctrls6.avgQLat               6515.30                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls6.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls6.avgMemAccLat         23465.30                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls6.avgRdBW                 48.34                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls6.avgRdBWSys               7.22                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls6.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls6.busUtil                  0.48                       # Data bus utilization in percentage
system.pim_vault_ctrls6.busUtilRead              0.48                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls6.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls6.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls6.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls6.readRowHits               693                       # Number of row buffer hits during reads
system.pim_vault_ctrls6.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls6.readRowHitRate          80.86                       # Row buffer hit rate for reads
system.pim_vault_ctrls6.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls6.avgGap             2379326.17                       # Average gap between requests
system.pim_vault_ctrls6.pageHitRate             80.86                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls6.memoryStateTime::IDLE    395169304                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT    122098153                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.actEnergy::0     30844.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::1     32054.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::2     32054.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::3     16329.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::0            20808                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::1            21624                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::2            21624                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::3     11016.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::1   13685.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::0 727998436.800000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::1 728113622.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::2 728254635.840000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::3 726750601.920000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::0   8065604496                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::1   8065503456                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::2   8065379760                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::3 8066699088.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::0   11292968580.480000                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::1    11293007208                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::2   11293024110.719999                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::3   11292743038.080000                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.averagePower::0     77.844965                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::1     77.845231                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::2     77.845348                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::3     77.843410                       # Core power per rank (mW)
system.mem_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls1.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls1.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls1.atomic_min_count                  0                       # atomic min count
system.mem_ctrls1.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls1.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           1024                       # Number of bytes written to this memory
system.mem_ctrls1.num_writes::writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 4                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_write::writebacks        1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             1805102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks        1805102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             1805102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         4                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      32                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                1024                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                    677554000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                  32                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples            4                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean          192                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   147.220905                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   107.728053                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::32-63            1     25.00%     25.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::224-255            1     25.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            2     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total            4                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0                1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         0                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       0                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    0                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     1.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     29.26                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     20                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  0                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.50                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                 169388500.00                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   62.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.memoryStateTime::IDLE     517131907                       # Time in different power states
system.mem_ctrls1.memoryStateTime::REF       49829400                       # Time in different power states
system.mem_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT         135550                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.actEnergy::0           1407369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::1           1336003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::2           1420070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::3                1463616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.preEnergy::0                 949416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::1                 901272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::2           957984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::3                 987360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.readEnergy::0               5403840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::1          5190681.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::2          5335948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::3          5462246.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.writeEnergy::0         2455557.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::1         2275983.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::2         2415329.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::3         2465095.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::0       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::1       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::2       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::3       2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.actBackEnergy::0       740562641.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::1       739878750.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::2       741920791.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::3       742285774.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.preBackEnergy::0         8054583264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::1       8055183168.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::2         8053391904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::3         8053071744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.totalEnergy::0         11304557058.240000                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::1         11303960829.120001                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::2         11304636998.400000                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::3         11304930806.400000                       # Total energy per rank (pJ)
system.mem_ctrls1.averagePower::0           77.924847                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::1           77.920737                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::2           77.925398                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::3           77.927423                       # Core power per rank (mW)
system.pim_sys2.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys2.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys2.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys2.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys2.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys2.pim_memory.bytes_read::system.pim_sys2.cpu.inst       670452                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.pim_sys2.cpu.data       255968                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu0.data          672                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu1.data          692                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu2.data          696                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu3.data          707                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu4.data          724                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu5.data          703                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::total       930614                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_inst_read::system.pim_sys2.cpu.inst       670452                       # Number of instructions bytes read from this memory
system.pim_sys2.pim_memory.bytes_inst_read::total       670452                       # Number of instructions bytes read from this memory
system.pim_sys2.pim_memory.bytes_written::system.pim_sys2.cpu.data        49882                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu0.data         1014                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu1.data         1038                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu2.data         1020                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu3.data         1032                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu4.data         1020                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu5.data         1027                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::total        56033                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.num_reads::system.pim_sys2.cpu.inst       167613                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.pim_sys2.cpu.data        70604                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu0.data          336                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu1.data          346                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu2.data          348                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu3.data          354                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu4.data          362                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu5.data          352                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::total       240315                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.pim_sys2.cpu.data        16037                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu0.data          338                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu1.data          346                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu2.data          340                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu3.data          345                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu4.data          340                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu5.data          343                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::total        18089                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.bw_read::system.pim_sys2.cpu.inst   1181869303                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.pim_sys2.cpu.data    451219061                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu0.data      1184598                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu1.data      1219854                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu2.data      1226905                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu3.data      1246296                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu4.data      1276263                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu5.data      1239245                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::total   1640481525                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_inst_read::system.pim_sys2.cpu.inst   1181869303                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_inst_read::total   1181869303                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.pim_sys2.cpu.data     87931730                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu0.data      1787474                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu1.data      1829781                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu2.data      1798051                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu3.data      1819204                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu4.data      1798051                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu5.data      1810390                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::total     98774681                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.pim_sys2.cpu.inst   1181869303                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.pim_sys2.cpu.data    539150791                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu0.data      2972072                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu1.data      3049635                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu2.data      3024956                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu3.data      3065500                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu4.data      3074314                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu5.data      3049635                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::total   1739256206                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys4.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys4.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys4.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys4.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls7.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls7.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls7.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls7.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.bytes_read::system.pim_sys7.cpu.data         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls7.bytes_read::total         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls7.num_reads::system.pim_sys7.cpu.data         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls7.num_reads::total         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls7.bw_read::system.pim_sys7.cpu.data      7220408                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_read::total        7220408                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_total::system.pim_sys7.cpu.data      7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls7.bw_total::total       7220408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls7.readReqs                 1024                       # Number of read requests accepted
system.pim_vault_ctrls7.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls7.readBursts               1024                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls7.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls7.bytesReadDRAM           27456                       # Total number of bytes read from DRAM
system.pim_vault_ctrls7.bytesReadWrQ             5312                       # Total number of bytes read from write queue
system.pim_vault_ctrls7.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls7.bytesReadSys             4096                       # Total read bytes from the system interface side
system.pim_vault_ctrls7.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls7.servicedByWrQ             166                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls7.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls7.perBankRdBursts::0          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::1           88                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::2          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::3          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::4          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::5          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::6           66                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::7           64                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls7.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls7.totGap             2349968500                       # Total gap between requests
system.pim_vault_ctrls7.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::2           1024                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.rdQLenPdf::0              858                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.bytesPerActivate::samples          164                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::mean   167.414634                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::gmean   157.594986                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::stdev    42.623750                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::32-47            7      4.27%      4.27% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::64-79            6      3.66%      7.93% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::96-111            5      3.05%     10.98% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::128-143            4      2.44%     13.41% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::160-175           49     29.88%     43.29% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::192-207           88     53.66%     96.95% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::224-239            5      3.05%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::total          164                       # Bytes accessed per row activation
system.pim_vault_ctrls7.totQLat               5920644                       # Total ticks spent queuing
system.pim_vault_ctrls7.totMemAccLat         20463744                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls7.totBusLat             2745600                       # Total ticks spent in databus transfers
system.pim_vault_ctrls7.avgQLat               6900.52                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls7.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls7.avgMemAccLat         23850.52                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls7.avgRdBW                 48.40                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls7.avgRdBWSys               7.22                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls7.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls7.busUtil                  0.48                       # Data bus utilization in percentage
system.pim_vault_ctrls7.busUtilRead              0.48                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls7.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls7.avgRdQLen                0.69                       # Average read queue length when enqueuing
system.pim_vault_ctrls7.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls7.readRowHits               694                       # Number of row buffer hits during reads
system.pim_vault_ctrls7.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls7.readRowHitRate          80.89                       # Row buffer hit rate for reads
system.pim_vault_ctrls7.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls7.avgGap             2294891.11                       # Average gap between requests
system.pim_vault_ctrls7.pageHitRate             80.89                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls7.memoryStateTime::IDLE    393515133                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::REF     49829400                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT    123752324                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.actEnergy::0     30844.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::1     32659.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::2     31449.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::3     16329.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::0            20808                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::1     22032.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::2            21216                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::3     11016.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::3           64896                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::1   14100.480000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::0 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::1 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::2 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::3 2499194970.240000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::0 727859174.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::1 728080352.640000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::2 728136878.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::3 726893202.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::0   8065726656                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::1   8065532640                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::2   8065483056                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::3   8066574000                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::0   11292951478.080000                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::1   11293004549.759998                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::2   11293008636.480000                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::3   11292761049.599998                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.averagePower::0     77.844847                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::1     77.845213                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::2     77.845241                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::3     77.843534                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               17947                       # Transaction distribution
system.membus.trans_dist::ReadResp              17947                       # Transaction distribution
system.membus.trans_dist::WriteReq               9263                       # Transaction distribution
system.membus.trans_dist::WriteResp              9263                       # Transaction distribution
system.membus.trans_dist::Writeback                31                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              144                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            220                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              42                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave        54874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave        78963                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        78979                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78979                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq      8973500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp     18055500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      9263000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      4631500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback       511500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq        72000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       110000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        21000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq         7500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp       165000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          590                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          612                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq          193                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp          339                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp         3000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           783                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                          951                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                     27199                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                          783                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                    27199                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                         951                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                 3000                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime                   0                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime               3000                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                              327                       # Total snoops (count)
system.membus.snoop_fanout::samples               417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 417                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                   4                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy            18771000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded               27289                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy           22873000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.succeeded              27262                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              17945                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             17945                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq              9261                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp             9261                       # Transaction distribution
system.smcxbar.trans_dist::Writeback               31                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              38                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             42                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq               10                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp              10                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls0.port           15                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls1.port            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls2.port            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls3.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls5.port            7                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls6.port            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls7.port            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys0.s2p.slave         4648                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys1.s2p.slave         2208                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys2.s2p.slave         2034                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys3.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys6.s2p.slave         2374                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys7.s2p.slave         2334                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total        13636                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls0.port           14                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls1.port            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls2.port            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls4.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls5.port            5                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls6.port            7                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls7.port            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys0.s2p.slave         4502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys1.s2p.slave         1958                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys2.s2p.slave         2026                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys3.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys6.s2p.slave         2510                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys7.s2p.slave         2598                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total        13638                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls0.port            7                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls1.port            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls2.port            8                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls3.port            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls4.port            9                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls5.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls6.port            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls7.port            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys0.s2p.slave         4421                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys1.s2p.slave         2172                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys2.s2p.slave         2146                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys3.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys6.s2p.slave         2482                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys7.s2p.slave         2374                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total        13636                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls0.port            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls2.port            8                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls3.port            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls4.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls5.port            8                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls6.port            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls7.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys0.s2p.slave         4495                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys1.s2p.slave         2018                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys2.s2p.slave         2094                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys3.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys6.s2p.slave         2466                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys7.s2p.slave         2530                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total        13637                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                 54547                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls2.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls3.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls5.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls6.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys0.s2p.slave         5656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys1.s2p.slave         2668                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys2.s2p.slave         2454                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys3.s2p.slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys6.s2p.slave         2848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys7.s2p.slave         2800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total        18990                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls0.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls2.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls4.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls5.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls6.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls7.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys0.s2p.slave         5560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys1.s2p.slave         2519                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys2.s2p.slave         2569                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys3.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys6.s2p.slave         3004                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys7.s2p.slave         3091                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total        20328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls0.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls1.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls4.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls5.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls6.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls7.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys0.s2p.slave         5391                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys1.s2p.slave         2621                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys2.s2p.slave         2659                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys3.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys6.s2p.slave         3001                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys7.s2p.slave         2911                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total        19400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls2.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls3.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls4.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls5.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls6.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls7.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys0.s2p.slave         5553                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys1.s2p.slave         2596                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys2.s2p.slave         2663                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys3.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys6.s2p.slave         3025                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys7.s2p.slave         3079                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total        20245                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total                  78963                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     19383900                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp     42875102                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq     19127900                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp     12811500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback       291400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        53200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq         5600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp        58758                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq        14000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp        99000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          539                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq          167                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       198700                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq        69900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          706                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                    27199                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                         706                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime               268600                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                   27199                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             268600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy              64200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded                 23                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy              37600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded                  4                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy              37000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded                 15                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy              24400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded                  6                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy              46000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded                 10                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy              51600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded                 14                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy              60600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded                  9                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy              52600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded                  9                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           12797300                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              2.3                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded               9033                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy            6546600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              1.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               4178                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy           6507400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             1.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              4150                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy              7600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded                 4                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy           6319900                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             1.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              4916                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy           6323200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             1.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              4918                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy          14021588                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             2.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded              6814                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy          13901992                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             2.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded              6816                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy          14033987                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             2.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded              6814                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy          13886793                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             2.4                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded              6814                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        17945                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        17945                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq         9261                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp         9261                       # Transaction distribution
system.smccontroller.trans_dist::Writeback           31                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           38                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq            4                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           42                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq           10                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp           10                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave        13636                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave        13638                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave        13636                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave        13637                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total        54547                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave        18990                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave        20328                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave        19400                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave        20245                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total        78963                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     14356000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp     16172200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq      8334900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp      7408800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback       124000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        30400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq         3200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        33600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq         8000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp        40000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          131                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp           78                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        53700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp        36200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   209                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess              27199                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess             27199                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                  209                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime         89900                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime        89900                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy      5707200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded         6822                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy      5717300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded         6822                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy      5706900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded         6822                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy      5725100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded         6823                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy     23654600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          4.2                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded        27258                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq              21209                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             21209                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9263                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9263                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              305                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             172                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           225                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              87                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         9476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         9481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         9485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         9442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         9416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side           56                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         9362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side           66                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 61105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        93184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        46149                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side           16                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        70912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        40562                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        77056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        45912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        67328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        39775                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side           56                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        59136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        34934                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side          112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        48128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        32146                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           36                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side          132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        75008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        40717                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 771391                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq     10612481                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp     95839367                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      9263000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      4633993                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback      9912999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq        86998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       112500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp        38498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         4500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq        43999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp      1755000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq         1065                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp          122                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          183                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback           17                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           27                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           50                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq           14                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq     11260493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp      1910498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       905999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback       257500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       535500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1285000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp        31000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq        15500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq       249500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        38500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                         1363                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                         127                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                    27199                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                         694                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime              2328499                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                   27199                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime           14509492                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime           1979998                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                            1130                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             4067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                  4067    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30038977                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded              31270                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          11837981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded               364                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy          11546489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded              4819                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy              4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded                 4                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy           9007483                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded               277                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy          11016990                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded              4822                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy          9787985                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              301                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy         10906489                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded             4807                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy            10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded               10                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy          8552984                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            1.5                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              263                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy          9938990                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded             4788                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy            14000                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded               14                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy          7510490                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded              231                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy          9651982                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded             4776                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy            28499                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded               28                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy          6113490                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded              188                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy          7997484                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.4                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded             4720                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy            33997                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded               33                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          9524993                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              293                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          5193496                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              205                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys0.itlb.tlb_access                313623                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys0.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.dtlb.tlb_access                166378                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_dyn_access              2048                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys0.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys0.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.itb.hits                        0                       # DTB hits
system.pim_sys0.cpu.itb.misses                      0                       # DTB misses
system.pim_sys0.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.numCycles                 1055511                       # number of cpu cycles simulated
system.pim_sys0.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys0.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys0.cpu.committedInsts             308332                       # Number of instructions committed
system.pim_sys0.cpu.committedOps               308371                       # Number of ops (including micro ops) committed
system.pim_sys0.cpu.num_int_alu_accesses       265953                       # Number of integer alu accesses
system.pim_sys0.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys0.cpu.num_func_calls                 17                       # number of times a function call or return occured
system.pim_sys0.cpu.num_conditional_control_insts        30210                       # number of instructions that are conditional controls
system.pim_sys0.cpu.num_int_insts              265953                       # number of integer instructions
system.pim_sys0.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys0.cpu.num_int_register_reads       484805                       # number of times the integer registers were read
system.pim_sys0.cpu.num_int_register_writes       205565                       # number of times the integer registers were written
system.pim_sys0.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys0.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys0.cpu.num_cc_register_reads      1333710                       # number of times the CC registers were read
system.pim_sys0.cpu.num_cc_register_writes       177647                       # number of times the CC registers were written
system.pim_sys0.cpu.num_mem_refs               166378                       # number of memory refs
system.pim_sys0.cpu.num_load_insts             136201                       # Number of load instructions
system.pim_sys0.cpu.num_store_insts             30177                       # Number of store instructions
system.pim_sys0.cpu.num_idle_cycles      382999.776010                       # Number of idle cycles
system.pim_sys0.cpu.num_busy_cycles      672511.223990                       # Number of busy cycles
system.pim_sys0.cpu.not_idle_fraction        0.637143                       # Percentage of non-idle cycles
system.pim_sys0.cpu.idle_fraction            0.362857                       # Percentage of idle cycles
system.pim_sys0.cpu.Branches                    42432                       # Number of branches fetched
system.pim_sys0.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntAlu           141993     46.05%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntMult               0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntDiv                0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatAdd              0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCmp              0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCvt              0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatMult             0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatDiv              0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatSqrt             0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAdd               0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAddAcc            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAlu               0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCmp               0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCvt               0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMisc              0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMult              0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMultAcc            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShift             0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShiftAcc            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdSqrt              0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAdd            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAlu            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCmp            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCvt            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatDiv            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMisc            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMult            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMultAcc            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatSqrt            0      0.00%     46.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemRead          136201     44.17%     90.21% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemWrite          30177      9.79%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::total            308371                       # Class of executed instruction
system.pim_sys0.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys0.cpu.kern.inst.quiesce               2                       # number of quiesce instructions executed
system.pim_sys0.Smon.readBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::mean 7314285.714286                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::stdev 10936567.993686                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::0-2.09715e+06           38     67.86%     67.86% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     67.86% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     67.86% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            1      1.79%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            2      3.57%     73.21% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.30687e+07-2.51658e+07           15     26.79%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.averageReadBandwidth 7220407.522903      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys0.Smon.totalReadBytes              4096                       # Number of bytes read
system.pim_sys0.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::mean 7078571.428571                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::stdev 10852510.631784                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::0-2.09715e+06           39     69.64%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            1      1.79%     71.43% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     71.43% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            2      3.57%     75.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07           14     25.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.averageWriteBandwidth 7220407.522903      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys0.Smon.totalWrittenBytes           4096                       # Number of bytes written
system.pim_sys0.Smon.readLatencyHist::samples         1024                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::mean 25984.375000                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::gmean 20097.337681                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::stdev 19986.524052                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::0-8191          189     18.46%     18.46% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::8192-16383            0      0.00%     18.46% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::16384-24575          678     66.21%     84.67% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::24576-32767            0      0.00%     84.67% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::32768-40959          108     10.55%     95.21% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::40960-49151            1      0.10%     95.31% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::49152-57343            0      0.00%     95.31% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::57344-65535            1      0.10%     95.41% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::65536-73727            7      0.68%     96.09% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::73728-81919            0      0.00%     96.09% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::81920-90111            3      0.29%     96.39% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::90112-98303            1      0.10%     96.48% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::98304-106495           17      1.66%     98.14% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::106496-114687            7      0.68%     98.83% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::114688-122879            5      0.49%     99.32% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::122880-131071            2      0.20%     99.51% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::131072-139263            5      0.49%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::total         1024                       # Read request-response latency
system.pim_sys0.Smon.writeLatencyHist::samples         1024                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4352-4607         1024    100.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::total         1024                       # Write request-response latency
system.pim_sys0.Smon.ittReadRead::samples         1024                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::mean   5671120.117188                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::stdev  176080136.068641                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::70001-75000           71      6.93%      6.93% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::75001-80000            9      0.88%      7.81% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::80001-85000            0      0.00%      7.81% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::85001-90000            0      0.00%      7.81% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::90001-95000          338     33.01%     40.82% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::95001-100000           26      2.54%     43.36% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::overflows          580     56.64%    100.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::min_value        73500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::max_value   5634732000                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::total          1024                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittWriteWrite::samples         1024                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::mean 7855035.644531                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::stdev 245954746.508475                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::60001-65000           51      4.98%      4.98% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::65001-70000          227     22.17%     27.15% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::70001-75000            0      0.00%     27.15% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::75001-80000            0      0.00%     27.15% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::80001-85000          141     13.77%     40.92% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::85001-90000            3      0.29%     41.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::90001-95000            0      0.00%     41.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::95001-100000            0      0.00%     41.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::overflows          602     58.79%    100.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::min_value        65000                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::max_value   7870720000                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::total         1024                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittReqReq::samples          2048                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::mean     2835560.058594                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::stdev    116903263.760939                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::60001-65000           51      2.49%      2.49% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::65001-70000          227     11.08%     13.57% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::70001-75000           71      3.47%     17.04% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::75001-80000            9      0.44%     17.48% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::80001-85000          141      6.88%     24.37% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::85001-90000            3      0.15%     24.51% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::90001-95000          338     16.50%     41.02% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::95001-100000           26      1.27%     42.29% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::overflows         1182     57.71%    100.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::min_value        65000                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::max_value   5287830500                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::total            2048                       # Request-to-request inter transaction time
system.pim_sys0.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::mean     0.017857                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::stdev     0.133631                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::0           55     98.21%     98.21% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::1            1      1.79%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::mean     0.017857                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::stdev     0.133631                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::0           55     98.21%     98.21% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::1            1      1.79%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys0.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::mean    18.285714                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::stdev    27.340090                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::0-3            38     67.86%     67.86% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::4-7             0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::8-11            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::12-15            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::16-19            1      1.79%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::20-23            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::24-27            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::28-31            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::32-35            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::36-39            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::40-43            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::44-47            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::48-51            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::52-55            1      1.79%     71.43% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::56-59            8     14.29%     85.71% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::60-63            8     14.29%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::mean    17.696429                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::stdev    27.131277                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::0-3           39     69.64%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::4-7            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::8-11            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::12-15            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::16-19            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::20-23            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::24-27            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::28-31            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::32-35            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::36-39            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::40-43            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::44-47            1      1.79%     71.43% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::48-51            0      0.00%     71.43% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::52-55            0      0.00%     71.43% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::56-59           10     17.86%     89.29% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::60-63            6     10.71%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys0.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys0.pimbus.trans_dist::ReadReq       455773                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::ReadResp       455774                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteReq        33261                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteResp        33261                       # Transaction distribution
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave         4096                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port       328660                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::total       332756                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port       627247                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::total       627247                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port        18066                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::total        18066                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count::total        978069                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave         8192                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port       587021                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::total       595213                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port      1254496                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::total      1254496                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port        22160                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::total        22160                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size::total        1871869                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadReq    227886500                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadResp    483501200                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteReq     33261000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteResp     22338500                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadReq       169020                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadResp       314955                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteReq         3012                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteResp         3021                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadReq     19711000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadResp    135113700                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteReq       722500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteResp       604200                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.failedReq               172032                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys0.pimbus.failedResp              317976                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys0.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys0.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys0.pimbus.pimReqSuccess             9033                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys0.pimbus.pimReqFail                3235                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys0.pimbus.pimReqDelayedTime      1309500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys0.pimbus.pimRespSuccess            9033                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys0.pimbus.pimRespFail                 54                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys0.pimbus.pimRespDelayedTime        10800                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys0.pimbus.totalReqDelayedTime     20433500                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys0.pimbus.totalRespDelayedTime    135717900                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys0.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer1.occupancy      1536000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer1.succeeded         2048                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer2.occupancy    259611500                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer2.utilization         45.8                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer2.succeeded       486986                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer1.occupancy    176179700                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer1.utilization         31.1                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer1.succeeded       166378                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer2.occupancy    320745000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer2.utilization         56.5                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer2.succeeded       313624                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer4.occupancy      8915000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer4.utilization          1.6                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer4.succeeded         9033                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys1.itlb.tlb_access                210571                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys1.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.dtlb.tlb_access                106943                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_dyn_access              1024                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys1.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys1.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys1.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.itb.hits                        0                       # DTB hits
system.pim_sys1.cpu.itb.misses                      0                       # DTB misses
system.pim_sys1.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.numCycles                10696238                       # number of cpu cycles simulated
system.pim_sys1.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys1.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys1.cpu.committedInsts             207432                       # Number of instructions committed
system.pim_sys1.cpu.committedOps               207462                       # Number of ops (including micro ops) committed
system.pim_sys1.cpu.num_int_alu_accesses       175603                       # Number of integer alu accesses
system.pim_sys1.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys1.cpu.num_func_calls                 13                       # number of times a function call or return occured
system.pim_sys1.cpu.num_conditional_control_insts        21664                       # number of instructions that are conditional controls
system.pim_sys1.cpu.num_int_insts              175603                       # number of integer instructions
system.pim_sys1.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys1.cpu.num_int_register_reads       317207                       # number of times the integer registers were read
system.pim_sys1.cpu.num_int_register_writes       132507                       # number of times the integer registers were written
system.pim_sys1.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys1.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys1.cpu.num_cc_register_reads       878922                       # number of times the CC registers were read
system.pim_sys1.cpu.num_cc_register_writes       124141                       # number of times the CC registers were written
system.pim_sys1.cpu.num_mem_refs               106943                       # number of memory refs
system.pim_sys1.cpu.num_load_insts              85513                       # Number of load instructions
system.pim_sys1.cpu.num_store_insts             21430                       # Number of store instructions
system.pim_sys1.cpu.num_idle_cycles      6423086.372984                       # Number of idle cycles
system.pim_sys1.cpu.num_busy_cycles      4273151.627016                       # Number of busy cycles
system.pim_sys1.cpu.not_idle_fraction        0.399500                       # Percentage of non-idle cycles
system.pim_sys1.cpu.idle_fraction            0.600500                       # Percentage of idle cycles
system.pim_sys1.cpu.Branches                    31872                       # Number of branches fetched
system.pim_sys1.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::IntAlu           100519     48.45%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::IntMult               0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::IntDiv                0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatAdd              0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCmp              0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCvt              0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatMult             0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatDiv              0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatSqrt             0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAdd               0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAddAcc            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAlu               0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCmp               0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCvt               0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMisc              0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMult              0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMultAcc            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShift             0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShiftAcc            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdSqrt              0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAdd            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAlu            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCmp            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCvt            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatDiv            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMisc            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMult            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMultAcc            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatSqrt            0      0.00%     48.45% # Class of executed instruction
system.pim_sys1.cpu.op_class::MemRead           85513     41.22%     89.67% # Class of executed instruction
system.pim_sys1.cpu.op_class::MemWrite          21430     10.33%    100.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::total            207462                       # Class of executed instruction
system.pim_sys1.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys1.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys1.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::0           56    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys1.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys1.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::mean 7314285.714286                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::stdev 10964992.701095                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::0-2.09715e+06           38     67.86%     67.86% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     67.86% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            1      1.79%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            1      1.79%     71.43% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07           16     28.57%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.averageWriteBandwidth 7220407.522903      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys1.Smon.totalWrittenBytes           4096                       # Number of bytes written
system.pim_sys1.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys1.Smon.writeLatencyHist::samples         1024                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4352-4607         1024    100.00%    100.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::total         1024                       # Write request-response latency
system.pim_sys1.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittWriteWrite::samples         1024                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::mean 7439272.460938                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::stdev 232661024.036825                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::60001-65000           61      5.96%      5.96% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::65001-70000          275     26.86%     32.81% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::70001-75000            0      0.00%     32.81% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::75001-80000            0      0.00%     32.81% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::80001-85000           43      4.20%     37.01% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::85001-90000            2      0.20%     37.21% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::90001-95000            0      0.00%     37.21% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::95001-100000            0      0.00%     37.21% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::overflows          643     62.79%    100.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::min_value        65000                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::max_value   7445320500                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::total         1024                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittReqReq::samples          1024                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::mean     5015080.566406                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::stdev    155086897.253286                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::60001-65000           61      5.96%      5.96% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::65001-70000          275     26.86%     32.81% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::70001-75000            0      0.00%     32.81% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::75001-80000            0      0.00%     32.81% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::80001-85000           43      4.20%     37.01% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::85001-90000            2      0.20%     37.21% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::90001-95000            0      0.00%     37.21% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::95001-100000            0      0.00%     37.21% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::overflows          643     62.79%    100.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::min_value        65000                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::max_value   4962948000                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::total            1024                       # Request-to-request inter transaction time
system.pim_sys1.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::0           56    100.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::mean     0.035714                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::stdev     0.187256                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::0           54     96.43%     96.43% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::1            2      3.57%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys1.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::0              56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::mean    18.285714                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::stdev    27.412482                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::0-3           38     67.86%     67.86% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::4-7            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::8-11            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::12-15            1      1.79%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::16-19            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::20-23            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::24-27            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::28-31            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::32-35            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::36-39            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::40-43            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::44-47            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::48-51            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::52-55            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::56-59            9     16.07%     85.71% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::60-63            8     14.29%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys1.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys1.pimbus.trans_dist::ReadReq       298201                       # Transaction distribution
system.pim_sys1.pimbus.trans_dist::ReadResp       298200                       # Transaction distribution
system.pim_sys1.pimbus.trans_dist::WriteReq        23491                       # Transaction distribution
system.pim_sys1.pimbus.trans_dist::WriteResp        23491                       # Transaction distribution
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.dtlb-master::system.pim_sys1.Smon-slave         2048                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.dtlb-master::system.pim_sys1.pim_memory.port       211838                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.dtlb-master::total       213886                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.itlb-master::system.pim_sys1.pim_memory.port       421141                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.itlb-master::total       421141                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.s2p.master::system.pim_sys1.pim_memory.port         8356                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.s2p.master::total         8356                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count::total        643383                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.dtlb-master::system.pim_sys1.Smon-slave         4096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.dtlb-master::system.pim_sys1.pim_memory.port       370645                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.dtlb-master::total       374741                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.itlb-master::system.pim_sys1.pim_memory.port       842280                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.itlb-master::total       842280                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.s2p.master::system.pim_sys1.pim_memory.port        10404                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.s2p.master::total        10404                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size::total        1227425                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadReq    149100500                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadResp    316907700                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteReq     23491000                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteResp     15942900                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadReq       115494                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadResp       204220                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteReq         1502                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteResp         1011                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadReq     12943500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadResp     91866000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteReq       514000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteResp       202200                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.failedReq               116996                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys1.pimbus.failedResp              205231                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys1.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys1.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys1.pimbus.pimReqSuccess             4178                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys1.pimbus.pimReqFail                1723                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys1.pimbus.pimReqDelayedTime       703000                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys1.pimbus.pimRespSuccess            4178                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys1.pimbus.pimRespFail                 20                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys1.pimbus.pimRespDelayedTime         4000                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys1.pimbus.totalReqDelayedTime     13457500                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys1.pimbus.totalRespDelayedTime     92068200                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys1.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer1.occupancy      1024000                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.pim_sys1.pimbus.reqLayer1.succeeded         1024                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer2.occupancy    171567500                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.reqLayer2.utilization         30.2                       # Layer utilization (%)
system.pim_sys1.pimbus.reqLayer2.succeeded       320668                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer1.occupancy    113715500                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.respLayer1.utilization         20.0                       # Layer utilization (%)
system.pim_sys1.pimbus.respLayer1.succeeded       106943                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer2.occupancy    215340600                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.respLayer2.utilization         38.0                       # Layer utilization (%)
system.pim_sys1.pimbus.respLayer2.succeeded       210570                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer4.occupancy      3794500                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.respLayer4.utilization          0.7                       # Layer utilization (%)
system.pim_sys1.pimbus.respLayer4.succeeded         4178                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys2.itlb.tlb_access                167613                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys2.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.dtlb.tlb_access                 87665                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_dyn_access              1024                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys2.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys2.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys2.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.itb.hits                        0                       # DTB hits
system.pim_sys2.cpu.itb.misses                      0                       # DTB misses
system.pim_sys2.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.numCycles                 9614668                       # number of cpu cycles simulated
system.pim_sys2.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys2.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys2.cpu.committedInsts             166586                       # Number of instructions committed
system.pim_sys2.cpu.committedOps               166609                       # Number of ops (including micro ops) committed
system.pim_sys2.cpu.num_int_alu_accesses       142706                       # Number of integer alu accesses
system.pim_sys2.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys2.cpu.num_func_calls                 10                       # number of times a function call or return occured
system.pim_sys2.cpu.num_conditional_control_insts        16527                       # number of instructions that are conditional controls
system.pim_sys2.cpu.num_int_insts              142706                       # number of integer instructions
system.pim_sys2.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys2.cpu.num_int_register_reads       258877                       # number of times the integer registers were read
system.pim_sys2.cpu.num_int_register_writes       109117                       # number of times the integer registers were written
system.pim_sys2.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys2.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys2.cpu.num_cc_register_reads       711636                       # number of times the CC registers were read
system.pim_sys2.cpu.num_cc_register_writes        97955                       # number of times the CC registers were written
system.pim_sys2.cpu.num_mem_refs                87665                       # number of memory refs
system.pim_sys2.cpu.num_load_insts              70604                       # Number of load instructions
system.pim_sys2.cpu.num_store_insts             17061                       # Number of store instructions
system.pim_sys2.cpu.num_idle_cycles      6538447.452758                       # Number of idle cycles
system.pim_sys2.cpu.num_busy_cycles      3076220.547242                       # Number of busy cycles
system.pim_sys2.cpu.not_idle_fraction        0.319951                       # Percentage of non-idle cycles
system.pim_sys2.cpu.idle_fraction            0.680049                       # Percentage of idle cycles
system.pim_sys2.cpu.Branches                    23912                       # Number of branches fetched
system.pim_sys2.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::IntAlu            78944     47.38%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::IntMult               0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::IntDiv                0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatAdd              0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCmp              0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCvt              0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatMult             0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatDiv              0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatSqrt             0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAdd               0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAddAcc            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAlu               0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCmp               0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCvt               0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMisc              0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMult              0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMultAcc            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShift             0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShiftAcc            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdSqrt              0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAdd            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAlu            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCmp            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCvt            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatDiv            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMisc            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMult            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMultAcc            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatSqrt            0      0.00%     47.38% # Class of executed instruction
system.pim_sys2.cpu.op_class::MemRead           70604     42.38%     89.76% # Class of executed instruction
system.pim_sys2.cpu.op_class::MemWrite          17061     10.24%    100.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::total            166609                       # Class of executed instruction
system.pim_sys2.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys2.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys2.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::0           56    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys2.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys2.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::mean 7314285.714286                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::stdev 10926987.916854                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::0-2.09715e+06           38     67.86%     67.86% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     67.86% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     67.86% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            1      1.79%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     69.64% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            1      1.79%     71.43% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            1      1.79%     73.21% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07           15     26.79%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.averageWriteBandwidth 7220407.522903      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys2.Smon.totalWrittenBytes           4096                       # Number of bytes written
system.pim_sys2.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys2.Smon.writeLatencyHist::samples         1024                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4352-4607         1024    100.00%    100.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::total         1024                       # Write request-response latency
system.pim_sys2.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittWriteWrite::samples         1024                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::mean 5672651.367188                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::stdev 176090085.638509                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::60001-65000           69      6.74%      6.74% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::65001-70000          339     33.11%     39.84% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::70001-75000            0      0.00%     39.84% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::75001-80000            0      0.00%     39.84% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::80001-85000           38      3.71%     43.55% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::85001-90000            3      0.29%     43.85% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::90001-95000            0      0.00%     43.85% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::95001-100000            0      0.00%     43.85% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::overflows          575     56.15%    100.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::min_value        65000                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::max_value   5635051000                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::total         1024                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittReqReq::samples          1024                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::mean     4694672.851562                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::stdev    144794783.797809                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::60001-65000           69      6.74%      6.74% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::65001-70000          339     33.11%     39.84% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::70001-75000            0      0.00%     39.84% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::75001-80000            0      0.00%     39.84% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::80001-85000           38      3.71%     43.55% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::85001-90000            3      0.29%     43.85% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::90001-95000            0      0.00%     43.85% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::95001-100000            0      0.00%     43.85% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::overflows          575     56.15%    100.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::min_value        65000                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::max_value   4633601000                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::total            1024                       # Request-to-request inter transaction time
system.pim_sys2.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::0           56    100.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::0           56    100.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys2.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::0              56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::mean    18.285714                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::stdev    27.317470                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::0-3           38     67.86%     67.86% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::4-7            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::8-11            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::12-15            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::16-19            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::20-23            1      1.79%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::24-27            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::28-31            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::32-35            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::36-39            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::40-43            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::44-47            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::48-51            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::52-55            1      1.79%     71.43% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::56-59            9     16.07%     87.50% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::60-63            7     12.50%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys2.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys2.pimbus.trans_dist::ReadReq       240315                       # Transaction distribution
system.pim_sys2.pimbus.trans_dist::ReadResp       240315                       # Transaction distribution
system.pim_sys2.pimbus.trans_dist::WriteReq        19113                       # Transaction distribution
system.pim_sys2.pimbus.trans_dist::WriteResp        19113                       # Transaction distribution
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.dtlb-master::system.pim_sys2.Smon-slave         2048                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.dtlb-master::system.pim_sys2.pim_memory.port       173282                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.dtlb-master::total       175330                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.itlb-master::system.pim_sys2.pim_memory.port       335226                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.itlb-master::total       335226                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.s2p.master::system.pim_sys2.pim_memory.port         8300                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.s2p.master::total         8300                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count::total        518856                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.dtlb-master::system.pim_sys2.Smon-slave         4096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.dtlb-master::system.pim_sys2.pim_memory.port       305850                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.dtlb-master::total       309946                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.itlb-master::system.pim_sys2.pim_memory.port       670452                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.itlb-master::total       670452                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.s2p.master::system.pim_sys2.pim_memory.port        10345                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.s2p.master::total        10345                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size::total         990743                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadReq    120157500                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadResp    255482900                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteReq     19113000                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteResp     12879700                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadReq        93376                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadResp       164024                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteReq         1508                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteResp         1005                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadReq     10729000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadResp     72027800                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteReq       517000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteResp       201000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.failedReq                94884                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys2.pimbus.failedResp              165029                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys2.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys2.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys2.pimbus.pimReqSuccess             4150                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys2.pimbus.pimReqFail                1704                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys2.pimbus.pimReqDelayedTime       702000                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys2.pimbus.pimRespSuccess            4150                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys2.pimbus.pimRespFail                 15                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys2.pimbus.pimRespDelayedTime         3000                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys2.pimbus.totalReqDelayedTime     11246000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys2.pimbus.totalRespDelayedTime     72228800                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys2.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer1.occupancy      1024000                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.pim_sys2.pimbus.reqLayer1.succeeded         1024                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer2.occupancy    138246500                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.reqLayer2.utilization         24.4                       # Layer utilization (%)
system.pim_sys2.pimbus.reqLayer2.succeeded       258404                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer1.occupancy     93089200                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.respLayer1.utilization         16.4                       # Layer utilization (%)
system.pim_sys2.pimbus.respLayer1.succeeded        87665                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer2.occupancy    171508800                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.respLayer2.utilization         30.2                       # Layer utilization (%)
system.pim_sys2.pimbus.respLayer2.succeeded       167613                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer4.occupancy      3764600                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.respLayer4.utilization          0.7                       # Layer utilization (%)
system.pim_sys2.pimbus.respLayer4.succeeded         4150                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys3.itlb.tlb_access                 42653                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys3.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.dtlb.tlb_access                 19946                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys3.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys3.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys3.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.itb.hits                        0                       # DTB hits
system.pim_sys3.cpu.itb.misses                      0                       # DTB misses
system.pim_sys3.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.numCycles                 6180439                       # number of cpu cycles simulated
system.pim_sys3.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys3.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys3.cpu.committedInsts              42650                       # Number of instructions committed
system.pim_sys3.cpu.committedOps                42657                       # Number of ops (including micro ops) committed
system.pim_sys3.cpu.num_int_alu_accesses        34356                       # Number of integer alu accesses
system.pim_sys3.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys3.cpu.num_func_calls                  3                       # number of times a function call or return occured
system.pim_sys3.cpu.num_conditional_control_insts         5259                       # number of instructions that are conditional controls
system.pim_sys3.cpu.num_int_insts               34356                       # number of integer instructions
system.pim_sys3.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys3.cpu.num_int_register_reads        60944                       # number of times the integer registers were read
system.pim_sys3.cpu.num_int_register_writes        24382                       # number of times the integer registers were written
system.pim_sys3.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys3.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys3.cpu.num_cc_register_reads       173667                       # number of times the CC registers were read
system.pim_sys3.cpu.num_cc_register_writes        27405                       # number of times the CC registers were written
system.pim_sys3.cpu.num_mem_refs                19946                       # number of memory refs
system.pim_sys3.cpu.num_load_insts              15232                       # Number of load instructions
system.pim_sys3.cpu.num_store_insts              4714                       # Number of store instructions
system.pim_sys3.cpu.num_idle_cycles      5690040.192428                       # Number of idle cycles
system.pim_sys3.cpu.num_busy_cycles      490398.807572                       # Number of busy cycles
system.pim_sys3.cpu.not_idle_fraction        0.079347                       # Percentage of non-idle cycles
system.pim_sys3.cpu.idle_fraction            0.920653                       # Percentage of idle cycles
system.pim_sys3.cpu.Branches                     8305                       # Number of branches fetched
system.pim_sys3.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::IntAlu            22711     53.24%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::IntMult               0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::IntDiv                0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatAdd              0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCmp              0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCvt              0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatMult             0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatDiv              0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatSqrt             0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAdd               0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAddAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAlu               0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCmp               0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCvt               0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMisc              0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMult              0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMultAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShift             0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShiftAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdSqrt              0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAdd            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAlu            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCmp            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCvt            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatDiv            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMisc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMult            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMultAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatSqrt            0      0.00%     53.24% # Class of executed instruction
system.pim_sys3.cpu.op_class::MemRead           15232     35.71%     88.95% # Class of executed instruction
system.pim_sys3.cpu.op_class::MemWrite           4714     11.05%    100.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::total             42657                       # Class of executed instruction
system.pim_sys3.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys3.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys3.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::0           56    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys3.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys3.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::0           56    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys3.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys3.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys3.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys3.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::0           56    100.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::0           56    100.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys3.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::0              56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::0             56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys3.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys3.pimbus.trans_dist::ReadReq        57886                       # Transaction distribution
system.pim_sys3.pimbus.trans_dist::ReadResp        57885                       # Transaction distribution
system.pim_sys3.pimbus.trans_dist::WriteReq         4717                       # Transaction distribution
system.pim_sys3.pimbus.trans_dist::WriteResp         4717                       # Transaction distribution
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.dtlb-master::system.pim_sys3.pim_memory.port        39892                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.dtlb-master::total        39892                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.itlb-master::system.pim_sys3.pim_memory.port        85305                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.itlb-master::total        85305                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.s2p.master::system.pim_sys3.pim_memory.port            8                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.s2p.master::total            8                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count::total        125205                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.dtlb-master::system.pim_sys3.pim_memory.port        66495                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.dtlb-master::total        66495                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.itlb-master::system.pim_sys3.pim_memory.port       170608                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.itlb-master::total       170608                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.s2p.master::system.pim_sys3.pim_memory.port            7                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.s2p.master::total            7                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size::total         237110                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadReq     28943000                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadResp     61651000                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteReq      4717000                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteResp      3301700                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadReq        23540                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadResp        39055                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteReq            4                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadReq      2356000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadResp     19166000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteReq         2000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteResp          200                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.failedReq                23544                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys3.pimbus.failedResp               39056                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys3.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys3.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys3.pimbus.pimReqSuccess                4                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys3.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys3.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys3.pimbus.pimRespSuccess               4                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys3.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys3.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys3.pimbus.totalReqDelayedTime      2358000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys3.pimbus.totalRespDelayedTime     19166200                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys3.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer2.occupancy     33660000                       # Layer occupancy (ticks)
system.pim_sys3.pimbus.reqLayer2.utilization          5.9                       # Layer utilization (%)
system.pim_sys3.pimbus.reqLayer2.succeeded        62603                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer1.occupancy     21355200                       # Layer occupancy (ticks)
system.pim_sys3.pimbus.respLayer1.utilization          3.8                       # Layer utilization (%)
system.pim_sys3.pimbus.respLayer1.succeeded        19946                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer2.occupancy     43594200                       # Layer occupancy (ticks)
system.pim_sys3.pimbus.respLayer2.utilization          7.7                       # Layer utilization (%)
system.pim_sys3.pimbus.respLayer2.succeeded        42652                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer4.occupancy         3300                       # Layer occupancy (ticks)
system.pim_sys3.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys3.pimbus.respLayer4.succeeded            4                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys4.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys4.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys4.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.itb.hits                        0                       # DTB hits
system.pim_sys4.cpu.itb.misses                      0                       # DTB misses
system.pim_sys4.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys4.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys4.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys4.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys4.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys4.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys4.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys4.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys4.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys4.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys4.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys4.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys4.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys4.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys4.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys4.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys4.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys4.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys4.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys4.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys4.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys4.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys4.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys4.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys4.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys4.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::0           56    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys4.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys4.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::0           56    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys4.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys4.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys4.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys4.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::0           56    100.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::0           56    100.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys4.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::0              56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::0             56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys4.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys4.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys4.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys4.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys4.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys4.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys4.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys4.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys4.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys4.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys4.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys4.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys4.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys5.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys5.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys5.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.itb.hits                        0                       # DTB hits
system.pim_sys5.cpu.itb.misses                      0                       # DTB misses
system.pim_sys5.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys5.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys5.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys5.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys5.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys5.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys5.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys5.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys5.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys5.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys5.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys5.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys5.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys5.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys5.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys5.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys5.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys5.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys5.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys5.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys5.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys5.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys5.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys5.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys5.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys5.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::0           56    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys5.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys5.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::0           56    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys5.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys5.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys5.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys5.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::0           56    100.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::0           56    100.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys5.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::0              56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::0             56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys5.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys5.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys5.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys5.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys5.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys5.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys5.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys5.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys5.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys5.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys5.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys5.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys5.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys6.itlb.tlb_access                146217                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys6.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.dtlb.tlb_access                 78810                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_dyn_access              1024                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys6.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys6.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys6.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.itb.hits                        0                       # DTB hits
system.pim_sys6.cpu.itb.misses                      0                       # DTB misses
system.pim_sys6.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.numCycles                  361925                       # number of cpu cycles simulated
system.pim_sys6.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys6.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys6.cpu.committedInsts             141955                       # Number of instructions committed
system.pim_sys6.cpu.committedOps               141971                       # Number of ops (including micro ops) committed
system.pim_sys6.cpu.num_int_alu_accesses       123415                       # Number of integer alu accesses
system.pim_sys6.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys6.cpu.num_func_calls                  7                       # number of times a function call or return occured
system.pim_sys6.cpu.num_conditional_control_insts        13709                       # number of instructions that are conditional controls
system.pim_sys6.cpu.num_int_insts              123415                       # number of integer instructions
system.pim_sys6.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys6.cpu.num_int_register_reads       226226                       # number of times the integer registers were read
system.pim_sys6.cpu.num_int_register_writes        96567                       # number of times the integer registers were written
system.pim_sys6.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys6.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys6.cpu.num_cc_register_reads       622923                       # number of times the CC registers were read
system.pim_sys6.cpu.num_cc_register_writes        79827                       # number of times the CC registers were written
system.pim_sys6.cpu.num_mem_refs                78810                       # number of memory refs
system.pim_sys6.cpu.num_load_insts              65671                       # Number of load instructions
system.pim_sys6.cpu.num_store_insts             13139                       # Number of store instructions
system.pim_sys6.cpu.num_idle_cycles      246471.332885                       # Number of idle cycles
system.pim_sys6.cpu.num_busy_cycles      115453.667115                       # Number of busy cycles
system.pim_sys6.cpu.not_idle_fraction        0.318999                       # Percentage of non-idle cycles
system.pim_sys6.cpu.idle_fraction            0.681001                       # Percentage of idle cycles
system.pim_sys6.cpu.Branches                    18561                       # Number of branches fetched
system.pim_sys6.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntAlu            63161     44.49%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntMult               0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntDiv                0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatAdd              0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCmp              0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCvt              0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatMult             0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatDiv              0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatSqrt             0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAdd               0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAddAcc            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAlu               0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCmp               0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCvt               0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMisc              0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMult              0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMultAcc            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShift             0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShiftAcc            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdSqrt              0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAdd            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAlu            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCmp            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCvt            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatDiv            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMisc            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMult            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMultAcc            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatSqrt            0      0.00%     44.49% # Class of executed instruction
system.pim_sys6.cpu.op_class::MemRead           65671     46.26%     90.75% # Class of executed instruction
system.pim_sys6.cpu.op_class::MemWrite          13139      9.25%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::total            141971                       # Class of executed instruction
system.pim_sys6.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys6.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys6.Smon.readBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::mean 7078571.428571                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::stdev 10861352.908961                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::0-2.09715e+06           39     69.64%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            1      1.79%     71.43% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     71.43% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            2      3.57%     75.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.30687e+07-2.51658e+07           13     23.21%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            1      1.79%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.averageReadBandwidth 7220407.522903      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys6.Smon.totalReadBytes              4096                       # Number of bytes read
system.pim_sys6.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::0           56    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys6.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys6.Smon.readLatencyHist::samples         1024                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::mean 26722.656250                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::gmean 20955.949372                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::stdev 20509.140951                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::0-8191          167     16.31%     16.31% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::8192-16383            0      0.00%     16.31% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::16384-24575          693     67.68%     83.98% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::24576-32767            0      0.00%     83.98% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::32768-40959          113     11.04%     95.02% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::40960-49151            2      0.20%     95.21% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::49152-57343            1      0.10%     95.31% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::57344-65535            0      0.00%     95.31% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::65536-73727            5      0.49%     95.80% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::73728-81919            1      0.10%     95.90% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::81920-90111            5      0.49%     96.39% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::90112-98303            0      0.00%     96.39% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::98304-106495            9      0.88%     97.27% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::106496-114687            6      0.59%     97.85% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::114688-122879           15      1.46%     99.32% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::122880-131071            4      0.39%     99.71% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::131072-139263            3      0.29%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::total         1024                       # Read request-response latency
system.pim_sys6.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys6.Smon.ittReadRead::samples         1023                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::mean   168796.187683                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::stdev  91574.727835                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::70001-75000           50      4.89%      4.89% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::75001-80000            6      0.59%      5.47% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::80001-85000            0      0.00%      5.47% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::85001-90000            0      0.00%      5.47% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::90001-95000          215     21.02%     26.49% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::95001-100000           17      1.66%     28.15% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::overflows          735     71.85%    100.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::min_value        73500                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::max_value       623500                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::total          1023                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittReqReq::samples          1024                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::mean     2379326.171875                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::stdev    70737018.711621                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::60001-65000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::65001-70000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::70001-75000           50      4.88%      4.88% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::75001-80000            6      0.59%      5.47% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::80001-85000            0      0.00%      5.47% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::85001-90000            0      0.00%      5.47% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::90001-95000          215     21.00%     26.46% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::95001-100000           17      1.66%     28.12% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::overflows          736     71.88%    100.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::min_value        73500                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::max_value   2263751500                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::total            1024                       # Request-to-request inter transaction time
system.pim_sys6.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::mean     0.035714                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::stdev     0.187256                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::0           54     96.43%     96.43% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::1            2      3.57%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::0           56    100.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys6.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::mean    17.696429                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::stdev    27.153382                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::0-3            39     69.64%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::4-7             0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::8-11            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::12-15            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::16-19            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::20-23            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::24-27            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::28-31            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::32-35            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::36-39            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::40-43            1      1.79%     71.43% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::44-47            0      0.00%     71.43% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::48-51            0      0.00%     71.43% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::52-55            0      0.00%     71.43% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::56-59           10     17.86%     89.29% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::60-63            6     10.71%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::0             56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys6.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys6.pimbus.trans_dist::ReadReq       215775                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::ReadResp       215776                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::WriteReq        14168                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::WriteResp        14168                       # Transaction distribution
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::system.pim_sys6.Smon-slave         2048                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::system.pim_sys6.pim_memory.port       155572                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::total       157620                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.itlb-master::system.pim_sys6.pim_memory.port       292435                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.itlb-master::total       292435                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.s2p.master::system.pim_sys6.pim_memory.port         9832                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.s2p.master::total         9832                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count::total        459887                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::system.pim_sys6.Smon-slave         4096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::system.pim_sys6.pim_memory.port       281493                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::total       285589                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.itlb-master::system.pim_sys6.pim_memory.port       584872                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.itlb-master::total       584872                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.s2p.master::system.pim_sys6.pim_memory.port        11878                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.s2p.master::total        11878                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size::total         882339                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadReq    107887500                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadResp    228354700                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteReq     14168000                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteResp      9474600                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadReq        75805                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadResp       151117                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteReq         1585                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteResp         2010                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadReq      8993000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadResp     63242900                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteReq       270000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteResp       402500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.failedReq                77390                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys6.pimbus.failedResp              153127                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys6.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys6.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys6.pimbus.pimReqSuccess             4916                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys6.pimbus.pimReqFail                1687                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys6.pimbus.pimReqDelayedTime       684500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys6.pimbus.pimRespSuccess            4916                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys6.pimbus.pimRespFail                 74                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys6.pimbus.pimRespDelayedTime        16800                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys6.pimbus.totalReqDelayedTime      9263000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys6.pimbus.totalRespDelayedTime     63645400                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys6.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer1.occupancy       512000                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.pim_sys6.pimbus.reqLayer1.succeeded         1024                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer2.occupancy    121543500                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.reqLayer2.utilization         21.4                       # Layer utilization (%)
system.pim_sys6.pimbus.reqLayer2.succeeded       228919                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer1.occupancy     83202000                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer1.utilization         14.7                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer1.succeeded        78810                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer2.occupancy    149448600                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer2.utilization         26.3                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer2.succeeded       146218                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer4.occupancy      5178700                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer4.utilization          0.9                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer4.succeeded         4916                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys7.itlb.tlb_access                145400                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys7.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.dtlb.tlb_access                 78449                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_dyn_access              1024                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys7.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys7.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys7.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.itb.hits                        0                       # DTB hits
system.pim_sys7.cpu.itb.misses                      0                       # DTB misses
system.pim_sys7.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.numCycles                 4699968                       # number of cpu cycles simulated
system.pim_sys7.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys7.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys7.cpu.committedInsts             141176                       # Number of instructions committed
system.pim_sys7.cpu.committedOps               141199                       # Number of ops (including micro ops) committed
system.pim_sys7.cpu.num_int_alu_accesses       122804                       # Number of integer alu accesses
system.pim_sys7.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys7.cpu.num_func_calls                 10                       # number of times a function call or return occured
system.pim_sys7.cpu.num_conditional_control_insts        13607                       # number of instructions that are conditional controls
system.pim_sys7.cpu.num_int_insts              122804                       # number of integer instructions
system.pim_sys7.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys7.cpu.num_int_register_reads       225133                       # number of times the integer registers were read
system.pim_sys7.cpu.num_int_register_writes        96134                       # number of times the integer registers were written
system.pim_sys7.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys7.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys7.cpu.num_cc_register_reads       619755                       # number of times the CC registers were read
system.pim_sys7.cpu.num_cc_register_writes        79312                       # number of times the CC registers were written
system.pim_sys7.cpu.num_mem_refs                78449                       # number of memory refs
system.pim_sys7.cpu.num_load_insts              65387                       # Number of load instructions
system.pim_sys7.cpu.num_store_insts             13062                       # Number of store instructions
system.pim_sys7.cpu.num_idle_cycles      3204946.178037                       # Number of idle cycles
system.pim_sys7.cpu.num_busy_cycles      1495021.821963                       # Number of busy cycles
system.pim_sys7.cpu.not_idle_fraction        0.318092                       # Percentage of non-idle cycles
system.pim_sys7.cpu.idle_fraction            0.681908                       # Percentage of idle cycles
system.pim_sys7.cpu.Branches                    18404                       # Number of branches fetched
system.pim_sys7.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntAlu            62750     44.44%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntMult               0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntDiv                0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatAdd              0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCmp              0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCvt              0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatMult             0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatDiv              0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatSqrt             0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAdd               0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAddAcc            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAlu               0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCmp               0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCvt               0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMisc              0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMult              0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMultAcc            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShift             0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShiftAcc            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdSqrt              0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAdd            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAlu            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCmp            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCvt            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatDiv            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMisc            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMult            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMultAcc            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatSqrt            0      0.00%     44.44% # Class of executed instruction
system.pim_sys7.cpu.op_class::MemRead           65387     46.31%     90.75% # Class of executed instruction
system.pim_sys7.cpu.op_class::MemWrite          13062      9.25%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::total            141199                       # Class of executed instruction
system.pim_sys7.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys7.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys7.Smon.readBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBandwidthHist::samples           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::mean 7314285.714286                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::stdev 10967910.691425                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::0-2.09715e+06           38     67.86%     67.86% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     67.86% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            1      1.79%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            0      0.00%     69.64% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.30687e+07-2.51658e+07           17     30.36%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::total           56                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.averageReadBandwidth 7220407.522903      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys7.Smon.totalReadBytes              4096                       # Number of bytes read
system.pim_sys7.Smon.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::0           56    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::total           56                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys7.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys7.Smon.readLatencyHist::samples         1024                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::mean 27072.265625                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::gmean 21091.309910                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::stdev 21249.452925                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::0-8191          166     16.21%     16.21% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::8192-16383            0      0.00%     16.21% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::16384-24575          694     67.77%     83.98% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::24576-32767            0      0.00%     83.98% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::32768-40959          110     10.74%     94.73% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::40960-49151            0      0.00%     94.73% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::49152-57343            2      0.20%     94.92% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::57344-65535            1      0.10%     95.02% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::65536-73727            2      0.20%     95.21% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::73728-81919            0      0.00%     95.21% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::81920-90111            5      0.49%     95.70% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::90112-98303            0      0.00%     95.70% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::98304-106495           19      1.86%     97.56% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::106496-114687            3      0.29%     97.85% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::114688-122879           12      1.17%     99.02% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::122880-131071            6      0.59%     99.61% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::131072-139263            4      0.39%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::total         1024                       # Read request-response latency
system.pim_sys7.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys7.Smon.ittReadRead::samples         1023                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::mean   168786.412512                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::stdev  91475.698446                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::70001-75000           45      4.40%      4.40% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::75001-80000            3      0.29%      4.69% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::80001-85000            0      0.00%      4.69% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::85001-90000            0      0.00%      4.69% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::90001-95000          281     27.47%     32.16% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::95001-100000           20      1.96%     34.12% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::overflows          674     65.88%    100.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::min_value        73500                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::max_value       623500                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::total          1023                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittReqReq::samples          1024                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::mean     2294891.113281                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::stdev    68035411.860465                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::60001-65000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::65001-70000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::70001-75000           45      4.39%      4.39% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::75001-80000            3      0.29%      4.69% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::80001-85000            0      0.00%      4.69% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::85001-90000            0      0.00%      4.69% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::90001-95000          281     27.44%     32.13% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::95001-100000           20      1.95%     34.08% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::overflows          675     65.92%    100.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::min_value        73500                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::max_value   2177300000                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::total            1024                       # Request-to-request inter transaction time
system.pim_sys7.Smon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::mean     0.071429                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::stdev     0.259870                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::0           52     92.86%     92.86% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::1            4      7.14%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::total           56                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::0           56    100.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.pim_sys7.Smon.readTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::mean    18.285714                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::stdev    27.391249                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::0-3            38     67.86%     67.86% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::4-7             0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::8-11            0      0.00%     67.86% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::12-15            1      1.79%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::16-19            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::20-23            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::24-27            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::28-31            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::32-35            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::36-39            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::40-43            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::44-47            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::48-51            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::52-55            0      0.00%     69.64% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::56-59            8     14.29%     83.93% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::60-63            9     16.07%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::samples           56                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::0             56    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::total           56                       # Histogram of read transactions per sample period
system.pim_sys7.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys7.pimbus.trans_dist::ReadReq       214673                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::ReadResp       214673                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::WriteReq        14094                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::WriteResp        14094                       # Transaction distribution
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::system.pim_sys7.Smon-slave         2048                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::system.pim_sys7.pim_memory.port       154850                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::total       156898                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.itlb-master::system.pim_sys7.pim_memory.port       290800                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.itlb-master::total       290800                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.s2p.master::system.pim_sys7.pim_memory.port         9836                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.s2p.master::total         9836                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count::total        457534                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::system.pim_sys7.Smon-slave         4096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::system.pim_sys7.pim_memory.port       280284                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::total       284380                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.itlb-master::system.pim_sys7.pim_memory.port       581600                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.itlb-master::total       581600                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.s2p.master::system.pim_sys7.pim_memory.port        11881                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.s2p.master::total        11881                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size::total         877861                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadReq    107336500                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadResp    227201500                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteReq     14094000                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteResp      9418800                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadReq        75496                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadResp       150307                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteReq         1531                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteResp         2017                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadReq      8983500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadResp     62831400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteReq       238000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteResp       403400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.failedReq                77027                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys7.pimbus.failedResp              152324                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys7.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys7.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys7.pimbus.pimReqSuccess             4918                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys7.pimbus.pimReqFail                1667                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys7.pimbus.pimReqDelayedTime       678500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys7.pimbus.pimRespSuccess            4918                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys7.pimbus.pimRespFail                 84                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys7.pimbus.pimRespDelayedTime        16800                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys7.pimbus.totalReqDelayedTime      9221500                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys7.pimbus.totalRespDelayedTime     63234800                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys7.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer1.occupancy       512000                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.pim_sys7.pimbus.reqLayer1.succeeded         1024                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer2.occupancy    120918500                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.reqLayer2.utilization         21.3                       # Layer utilization (%)
system.pim_sys7.pimbus.reqLayer2.succeeded       227743                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer1.occupancy     82818100                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer1.utilization         14.6                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer1.succeeded        78449                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer2.occupancy    148619400                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer2.utilization         26.2                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer2.succeeded       145400                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer4.occupancy      5182800                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer4.utilization          0.9                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer4.succeeded         4918                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                        55                       # number of replacements
system.l2.tags.tagsinuse                  7995.972709                       # Cycle average of tags in use
system.l2.tags.total_refs                         606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        55                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.018182                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3483.368833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst   879.623916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   603.848863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst   239.701767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   239.918911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst   583.643156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   774.759302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst           30                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data    38.039942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst           68                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data    20.928498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst           47                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data    65.047115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    32.379386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data           44                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   489.122615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   337.590406                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.425216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.107376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.073712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.029260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.029287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.071246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.094575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.003662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.004644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.008301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.002555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.005737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.007940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.003953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.005371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.059707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.041210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976071                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002319                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     23646                       # Number of tag accesses
system.l2.tags.data_accesses                    23646                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          364                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data           79                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          277                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data           69                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          301                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data           84                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker           14                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          263                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data           62                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker           28                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          231                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data           59                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker           33                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker            9                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          188                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data           44                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          289                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           75                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2496                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              305                       # number of Writeback hits
system.l2.Writeback_hits::total                   305                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           364                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data            85                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           277                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data            74                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           301                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data            90                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           263                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data            70                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker           28                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           231                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data            62                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker           33                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker            9                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           188                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data            45                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           289                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            88                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2538                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          364                       # number of overall hits
system.l2.overall_hits::system.cpu0.data           85                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          277                       # number of overall hits
system.l2.overall_hits::system.cpu1.data           74                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          301                       # number of overall hits
system.l2.overall_hits::system.cpu2.data           90                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker           14                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          263                       # number of overall hits
system.l2.overall_hits::system.cpu3.data           70                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker           28                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          231                       # number of overall hits
system.l2.overall_hits::system.cpu4.data           62                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker           33                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker            9                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          188                       # number of overall hits
system.l2.overall_hits::system.cpu5.data           45                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          289                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           88                       # number of overall hits
system.l2.overall_hits::total                    2538                       # number of overall hits
system.l2.ReadReq_misses::system.cpu2.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst            4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                     7                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 36                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  12                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                     19                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.data            2                       # number of overall misses
system.l2.overall_misses::system.cpu1.data            2                       # number of overall misses
system.l2.overall_misses::system.cpu2.data            3                       # number of overall misses
system.l2.overall_misses::system.cpu3.data            2                       # number of overall misses
system.l2.overall_misses::system.cpu5.data            3                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst            4                       # number of overall misses
system.l2.overall_misses::system.cpu7.data            3                       # number of overall misses
system.l2.overall_misses::total                    19                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu2.data       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data       144500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst       497500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total          890500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       130500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data       249000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data       248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data       248499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data       124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data       248500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       254500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1372999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.data       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data       248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data       372499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data       393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst       497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data       254500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          2263499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.data       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data       248000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data       372499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data       393000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst       497500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data       254500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         2263499                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst          364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data           79                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst          277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data           69                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          301                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data           85                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data           63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst          231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data           59                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst          188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          293                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           75                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2503                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          305                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               305                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                54                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst          364                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data           87                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst          277                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data           76                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          301                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data           93                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          263                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data           72                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst          231                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst          188                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          293                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2557                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst          364                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data           87                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst          277                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data           76                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          301                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data           93                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          263                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data           72                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst          231                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst          188                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          293                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2557                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.011765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.015873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.022222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.013652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002797                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.375000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.230769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.545455                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.285714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.111111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.187500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.222222                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.data     0.022989                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.026316                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.032258                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.062500                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.013652                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.032967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007431                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.data     0.022989                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.026316                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.032258                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.062500                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.013652                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.032967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007431                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu2.data       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data       144500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       124375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 127214.285714                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data        32750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 21666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3625                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data       124500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data       124000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 124249.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data       124500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data       124250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 84833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114416.583333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 124166.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data       131000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       124375                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 84833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119131.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 124166.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data       131000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       124375                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 84833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119131.526316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   31                       # number of writebacks
system.l2.writebacks::total                        31                       # number of writebacks
system.l2.ReadReq_mshr_misses::system.cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total                7                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            36                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             12                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                19                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               19                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data       133500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst       453500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total       813500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       109000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       162500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       163499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       381499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       271500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       653000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1958498                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data       227000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data       226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data       226499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data       113500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data       226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1240999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data       226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data       339499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data       360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst       453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data       221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2054499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data       226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data       339499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data       360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst       453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data       221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2054499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     89312500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     89994500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data     89635000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data     89749500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data     89991500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data     90321000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    539044000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     46362500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     46316000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     46388500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     46339500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data     46341000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data     46571000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        50000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    278368500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data    135675000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data    136310500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data    136023500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data    136089000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data    136332500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data    136892000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        90000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    817412500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.011765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.015873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.022222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.013652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002797                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.230769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.705882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.111111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.187500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.022989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.026316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.032258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.027778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.062500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.013652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.032967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007431                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.022989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.026316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.032258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.027778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.062500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.013652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.032967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007431                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data       133500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst       113375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 116214.285714                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54499.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54499.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54402.722222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        54375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data       113500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data       113000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 113249.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data       113500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data       113250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 73833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103416.583333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 113166.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data       120000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst       113375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 73833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108131.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 113166.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data       120000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst       113375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 73833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108131.526316                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        783                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples         4562                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean       2.426786                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean      2.235281                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev      5.361070                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15           4560     99.96%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271            2      0.04%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total          4562                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2248                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean      3.522687                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean     2.521137                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev    15.120063                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15          2240     99.64%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%     99.64% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271            8      0.36%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2248                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples            56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     19566071.428571                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    6779414.745073                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-4.1943e+06            3      5.36%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.1943e+06-8.38861e+06            1      1.79%      7.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%      7.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.25829e+07-1.67772e+07            2      3.57%     10.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+07-2.09715e+07           28     50.00%     60.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.09715e+07-2.51658e+07           21     37.50%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.51658e+07-2.93601e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+07-5.4526e+07            1      1.79%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total              56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        19515901.290542      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                     11071                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    14033928.571429                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   9259477.243947                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-4.1943e+06            1      1.79%      1.79% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+06-8.38861e+06            3      5.36%      7.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.25829e+07           32     57.14%     64.29% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+07-1.67772e+07           13     23.21%     87.50% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     87.50% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     87.50% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-2.93601e+07            3      5.36%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-3.77487e+07            2      3.57%     96.43% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.77487e+07-4.1943e+07            1      1.79%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.4526e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.4526e+07-5.87203e+07            1      1.79%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total             56                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       13959572.063933      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                   7919                       # Number of bytes written
system.Lmon0.readLatencyHist::samples            4562                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       11606.641824                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      11577.383605                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev       1764.100878                       # Read request-response latency
system.Lmon0.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::8192-16383         4560     99.96%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::16384-24575            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::24576-32767            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::32768-40959            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::40960-49151            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::49152-57343            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::57344-65535            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::65536-73727            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::73728-81919            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::81920-90111            0      0.00%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::90112-98303            2      0.04%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total              4562                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples           2240                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean      11601.250000                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11597.375846                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev       304.731557                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287         2137     95.40%     95.40% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311          100      4.46%     99.87% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            3      0.13%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total             2240                       # Write request-response latency
system.Lmon0.ittReadRead::samples                4562                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           154703.638755                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          2283952.147062                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               4      0.09%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000              14      0.31%      0.42% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000              10      0.22%      0.64% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000              35      0.77%      1.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000              57      1.25%      2.65% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000              62      1.36%      4.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000              92      2.02%      6.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000             101      2.21%      8.24% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000             120      2.63%     10.87% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000             146      3.20%     14.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000             197      4.32%     18.39% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000             235      5.15%     23.54% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000             255      5.59%     29.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000             300      6.58%     35.71% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000             262      5.74%     41.45% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000             226      4.95%     46.41% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             166      3.64%     50.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            200      4.38%     54.43% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows              2079     45.57%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             10000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         152042000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                  4562                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2248                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         312162.366548                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        2933838.322262                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             1      0.04%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             1      0.04%      0.13% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             5      0.22%      0.36% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000            12      0.53%      0.89% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             6      0.27%      1.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000            12      0.53%      1.69% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000            13      0.58%      2.27% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000            24      1.07%      3.34% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000            32      1.42%      4.76% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000            25      1.11%      5.87% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000            37      1.65%      7.52% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000            62      2.76%     10.28% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000            66      2.94%     13.21% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000            55      2.45%     15.66% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000            40      1.78%     17.44% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000            35      1.56%     18.99% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000           187      8.32%     27.31% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000           30      1.33%     28.65% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            1604     71.35%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           10000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       136606000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2248                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                  6810                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             103045.668135                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1669762.376686                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  2      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 8      0.12%      0.15% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                29      0.43%      0.57% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                31      0.46%      1.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                78      1.15%      2.17% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000               122      1.79%      3.96% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000               135      1.98%      5.95% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000               186      2.73%      8.68% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000               219      3.22%     11.89% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000               314      4.61%     16.51% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000               320      4.70%     21.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000               417      6.12%     27.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000               536      7.87%     35.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000               570      8.37%     43.57% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000               613      9.00%     52.57% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000              1025     15.05%     67.62% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000               486      7.14%     74.76% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               558      8.19%     82.95% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              366      5.37%     88.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                 795     11.67%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               10000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           136606000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                    6810                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.089286                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.287736                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0               51     91.07%     91.07% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1                5      8.93%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total           56                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean     0.089286                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev     0.287736                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0              51     91.07%     91.07% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               5      8.93%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total           56                       # Outstanding write transactions
system.Lmon0.readTransHist::samples                56                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            80.535714                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev           24.881511                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-7                     4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-15                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-23                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-31                   1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-39                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-47                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-55                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-63                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-71                   1      1.79%     10.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-79                   8     14.29%     25.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::80-87                  14     25.00%     50.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::88-95                  21     37.50%     87.50% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::96-103                  6     10.71%     98.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::104-111                 1      1.79%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                  56                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples               56                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean           39.714286                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev          13.716234                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-3                    4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-7                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-11                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-15                  0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-19                  1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-23                  1      1.79%     10.71% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-27                  0      0.00%     10.71% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-31                  2      3.57%     14.29% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-35                  4      7.14%     21.43% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-39                  7     12.50%     33.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::40-43                 15     26.79%     60.71% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::44-47                  9     16.07%     76.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::48-51                  4      7.14%     83.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::52-55                  4      7.14%     91.07% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::56-59                  4      7.14%     98.21% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::60-63                  1      1.79%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::64-67                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total                 56                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples         4401                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean       2.806635                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean      2.272852                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev     10.832594                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15           4393     99.82%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%     99.82% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271            8      0.18%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total          4401                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2411                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean      3.308171                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean     2.557306                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev    12.659637                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15          2405     99.75%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%     99.75% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271            6      0.25%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2411                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples            56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean         21875000                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    12956419.960075                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-8.38861e+06            1      1.79%      1.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+06-1.67772e+07            2      3.57%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+07-2.51658e+07           48     85.71%     91.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.51658e+07-3.35544e+07            3      5.36%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+07-5.87203e+07            1      1.79%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.54975e+07-8.38861e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.09052e+08            1      1.79%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total              56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        21774041.436255      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                     12352                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    14078571.428571                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   7380754.193681                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-4.1943e+06            1      1.79%      1.79% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+06-8.38861e+06            2      3.57%      5.36% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.25829e+07           23     41.07%     46.43% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+07-1.67772e+07           24     42.86%     89.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.09715e+07            1      1.79%     91.07% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     91.07% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-2.93601e+07            3      5.36%     96.43% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     96.43% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-3.77487e+07            1      1.79%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.4526e+07            1      1.79%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total             56                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       14060051.367841      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                   7976                       # Number of bytes written
system.Lmon1.readLatencyHist::samples            4401                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       11731.106567                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      11616.766654                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev       3668.297584                       # Read request-response latency
system.Lmon1.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::8192-16383         4393     99.82%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::16384-24575            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::24576-32767            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::32768-40959            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::40960-49151            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::49152-57343            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::57344-65535            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::65536-73727            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::73728-81919            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::81920-90111            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::90112-98303            7      0.16%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::98304-106495            0      0.00%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::106496-114687            1      0.02%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total              4401                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples           2405                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean      11591.226611                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11587.648538                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev       292.832346                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287         2316     96.30%     96.30% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311           86      3.58%     99.88% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            3      0.12%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total             2405                       # Write request-response latency
system.Lmon1.ittReadRead::samples                4401                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           163127.925471                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          2396984.544977                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               3      0.07%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000              16      0.36%      0.45% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000              15      0.34%      0.80% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000              37      0.84%      1.64% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000              45      1.02%      2.66% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000              66      1.50%      4.16% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000             104      2.36%      6.52% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000             101      2.29%      8.82% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000             132      3.00%     11.82% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000             114      2.59%     14.41% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000             152      3.45%     17.86% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000             203      4.61%     22.47% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000             249      5.66%     28.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000             241      5.48%     33.61% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000             208      4.73%     38.33% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000             188      4.27%     42.60% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             193      4.39%     46.99% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            169      3.84%     50.83% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows              2164     49.17%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              4000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         157723000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                  4401                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2411                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         291131.480713                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        2827174.412417                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              2      0.08%      0.08% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             2      0.08%      0.17% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             2      0.08%      0.25% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             6      0.25%      0.50% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             9      0.37%      0.87% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000            11      0.46%      1.33% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000            20      0.83%      2.16% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000            15      0.62%      2.78% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000            22      0.91%      3.69% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000            36      1.49%      5.18% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000            26      1.08%      6.26% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000            41      1.70%      7.96% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000            57      2.36%     10.33% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000            67      2.78%     13.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000            71      2.94%     16.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000            58      2.41%     18.46% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000            50      2.07%     20.53% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000           209      8.67%     29.20% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000           37      1.53%     30.73% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            1670     69.27%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value            7000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       136172000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2411                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                  6812                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             103041.397534                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1661764.652983                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  3      0.04%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                12      0.18%      0.23% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                28      0.41%      0.65% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                37      0.54%      1.19% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                79      1.16%      2.35% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000               102      1.50%      3.85% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000               155      2.28%      6.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000               207      3.04%      9.16% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000               237      3.48%     12.64% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000               315      4.62%     17.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000               314      4.61%     21.87% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000               381      5.59%     27.47% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000               500      7.34%     34.81% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000               621      9.12%     43.92% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000               611      8.97%     52.89% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000               975     14.31%     67.20% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000               438      6.43%     73.63% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               582      8.54%     82.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              357      5.24%     87.42% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                 857     12.58%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                4000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           136172000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                    6812                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.053571                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.227208                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0               53     94.64%     94.64% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1                3      5.36%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total           56                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean     0.071429                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev     0.259870                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0              52     92.86%     92.86% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               4      7.14%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total           56                       # Outstanding write transactions
system.Lmon1.readTransHist::samples                56                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            77.839286                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev           23.788291                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-7                     4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-15                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-23                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-31                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-39                   1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-47                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-55                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-63                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-71                   3      5.36%     14.29% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-79                  10     17.86%     32.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::80-87                  21     37.50%     69.64% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::88-95                  12     21.43%     91.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::96-103                  3      5.36%     96.43% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::104-111                 2      3.57%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                  56                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples               56                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean           42.446429                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev          14.433446                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-3                    4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-7                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-11                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-15                  1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-19                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-23                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-27                  1      1.79%     10.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-31                  1      1.79%     12.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-35                  2      3.57%     16.07% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-39                  5      8.93%     25.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::40-43                 10     17.86%     42.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::44-47                  8     14.29%     57.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::48-51                 12     21.43%     78.57% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::52-55                  8     14.29%     92.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::56-59                  1      1.79%     94.64% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::60-63                  3      5.36%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::64-67                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total                 56                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples         4595                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean       2.443743                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean      2.249387                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev      5.343902                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15           4593     99.96%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%     99.96% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271            2      0.04%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total          4595                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2214                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean      3.690605                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean     2.560399                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev    16.150628                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15          2205     99.59%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271            9      0.41%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2214                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples            56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     19826785.714286                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    5276241.467747                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-2.09715e+06            3      5.36%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%      5.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+07-1.88744e+07            6     10.71%     16.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.88744e+07-2.09715e+07           27     48.21%     64.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.09715e+07-2.30687e+07           15     26.79%     91.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.30687e+07-2.51658e+07            3      5.36%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.51658e+07-2.7263e+07            1      1.79%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.14573e+07-3.35544e+07            1      1.79%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total              56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        19794422.869795      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                     11229                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    14494642.857143                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean   12799354.100731                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   10601773.773424                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-4.1943e+06            0      0.00%      0.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+06-8.38861e+06            3      5.36%      5.36% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.25829e+07           33     58.93%     64.29% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+07-1.67772e+07           13     23.21%     87.50% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     87.50% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     87.50% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-2.93601e+07            4      7.14%     94.64% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     94.64% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-3.77487e+07            2      3.57%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.4526e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-7.96918e+07            1      1.79%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total             56                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       14403796.354893      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                   8171                       # Number of bytes written
system.Lmon2.readLatencyHist::samples            4595                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       11618.193689                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      11588.944515                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev       1758.993249                       # Read request-response latency
system.Lmon2.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::8192-16383         4593     99.96%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::16384-24575            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::24576-32767            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::32768-40959            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::40960-49151            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::49152-57343            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::57344-65535            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::65536-73727            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::73728-81919            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::81920-90111            0      0.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::90112-98303            2      0.04%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total              4595                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples           2206                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean      11602.402539                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11598.528253                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev       304.328014                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287         2085     94.51%     94.51% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311          121      5.49%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total             2206                       # Write request-response latency
system.Lmon2.ittReadRead::samples                4595                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           156132.970620                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          2373989.724852                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               3      0.07%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               9      0.20%      0.26% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000              17      0.37%      0.63% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000              35      0.76%      1.39% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000              50      1.09%      2.48% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000              71      1.55%      4.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              80      1.74%      5.77% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000             129      2.81%      8.57% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000             132      2.87%     11.45% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000             128      2.79%     14.23% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000             171      3.72%     17.95% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000             246      5.35%     23.31% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000             263      5.72%     29.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000             322      7.01%     36.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000             255      5.55%     41.59% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000             216      4.70%     46.29% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             160      3.48%     49.77% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            172      3.74%     53.51% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows              2136     46.49%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             12000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         157016000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                  4595                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2214                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         255294.941283                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        445577.173793                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             1      0.05%      0.09% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             1      0.05%      0.18% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             1      0.05%      0.23% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             4      0.18%      0.41% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000            11      0.50%      0.90% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000            14      0.63%      1.54% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000            34      1.54%      3.07% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000            23      1.04%      4.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000            25      1.13%      5.24% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000            39      1.76%      7.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000            42      1.90%      8.90% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000            45      2.03%     10.93% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000            59      2.66%     13.60% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000            44      1.99%     15.58% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000            36      1.63%     17.21% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000           173      7.81%     25.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000           32      1.45%     26.47% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            1628     73.53%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           10000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value        15187000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2214                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                  6809                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             83011.161698                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            207302.240064                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 5      0.07%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                14      0.21%      0.29% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                30      0.44%      0.73% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                66      0.97%      1.70% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000               108      1.59%      3.29% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000               143      2.10%      5.39% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000               200      2.94%      8.33% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000               289      4.24%     12.57% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000               307      4.51%     17.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000               309      4.54%     21.62% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000               412      6.05%     27.67% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000               531      7.80%     35.47% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000               510      7.49%     42.96% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000               681     10.00%     52.96% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000              1026     15.07%     68.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000               466      6.84%     74.87% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               507      7.45%     82.32% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              359      5.27%     87.59% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows                 845     12.41%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               10000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            10996000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                    6809                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.053571                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.227208                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0               53     94.64%     94.64% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1                3      5.36%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total           56                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean     0.035714                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev     0.187256                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0              54     96.43%     96.43% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               2      3.57%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total           56                       # Outstanding write transactions
system.Lmon2.readTransHist::samples                56                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            81.071429                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev           24.819243                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-7                     4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-15                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-23                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-31                   1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-39                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-47                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-55                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-63                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-71                   1      1.79%     10.71% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-79                   2      3.57%     14.29% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::80-87                  19     33.93%     48.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::88-95                  22     39.29%     87.50% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::96-103                  7     12.50%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                  56                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples               56                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean           39.178571                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean          32.308071                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev          12.813497                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-3                    4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-7                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-11                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-15                  0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-19                  1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-23                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-27                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-31                  4      7.14%     16.07% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-35                  2      3.57%     19.64% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-39                  9     16.07%     35.71% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::40-43                 14     25.00%     60.71% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::44-47                 12     21.43%     82.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::48-51                  7     12.50%     94.64% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::52-55                  0      0.00%     94.64% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::56-59                  2      3.57%     98.21% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::60-63                  1      1.79%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::64-67                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total                 56                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples         4397                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean       2.662725                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean      2.288938                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev      8.584309                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15           4392     99.89%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271            5      0.11%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total          4397                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2419                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean      3.529144                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean     2.577288                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev    14.577489                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15          2411     99.67%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271            8      0.33%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2419                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples            56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     20689285.714286                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    7423615.354736                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-4.1943e+06            2      3.57%      3.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%      3.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%      3.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.25829e+07-1.67772e+07            2      3.57%      7.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+07-2.09715e+07           37     66.07%     73.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.09715e+07-2.51658e+07           12     21.43%     94.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.51658e+07-2.93601e+07            0      0.00%     94.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.93601e+07-3.35544e+07            1      1.79%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+07-5.4526e+07            2      3.57%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total              56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        20638801.581579      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                     11708                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples           56                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    15132142.857143                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   10788160.297168                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-4.1943e+06            1      1.79%      1.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+06-8.38861e+06            2      3.57%      5.36% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.25829e+07           24     42.86%     48.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+07-1.67772e+07           24     42.86%     91.07% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.09715e+07            1      1.79%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-2.93601e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.4526e+07            3      5.36%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.4526e+07-5.87203e+07            1      1.79%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total             56                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       15048979.253668      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                   8537                       # Number of bytes written
system.Lmon3.readLatencyHist::samples            4397                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       11664.839663                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      11594.584971                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev       2816.488572                       # Read request-response latency
system.Lmon3.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::8192-16383         4392     99.89%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::16384-24575            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::24576-32767            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::32768-40959            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::40960-49151            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::49152-57343            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::57344-65535            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::65536-73727            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::73728-81919            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::81920-90111            0      0.00%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::90112-98303            5      0.11%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total              4397                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples           2410                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean      11605.933610                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11602.040877                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev       305.168668                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287         2287     94.90%     94.90% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311          122      5.06%     99.96% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            1      0.04%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total             2410                       # Write request-response latency
system.Lmon3.ittReadRead::samples                4397                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           161194.223334                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          2386482.524815                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000              12      0.27%      0.30% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000              24      0.55%      0.84% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000              33      0.75%      1.59% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000              39      0.89%      2.48% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000              58      1.32%      3.80% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              96      2.18%      5.98% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000              99      2.25%      8.23% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000             121      2.75%     10.98% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000             123      2.80%     13.78% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000             149      3.39%     17.17% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000             207      4.71%     21.88% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000             190      4.32%     26.20% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000             240      5.46%     31.66% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000             216      4.91%     36.57% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000             210      4.78%     41.35% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             183      4.16%     45.51% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000            211      4.80%     50.31% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows              2185     49.69%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             13000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         156717000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                  4397                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2419                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         291083.505581                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        2826407.051684                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             2      0.08%      0.12% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             3      0.12%      0.25% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000            13      0.54%      0.79% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             8      0.33%      1.12% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000            21      0.87%      1.98% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000            20      0.83%      2.81% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000            20      0.83%      3.64% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000            25      1.03%      4.67% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000            35      1.45%      6.12% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000            40      1.65%      7.77% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000            56      2.32%     10.09% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000            67      2.77%     12.86% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000            69      2.85%     15.71% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000            50      2.07%     17.78% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000            56      2.32%     20.09% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000           176      7.28%     27.37% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000           31      1.28%     28.65% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            1726     71.35%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           14000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       137343000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2419                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                  6816                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             103305.604460                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1672997.353390                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  2      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 9      0.13%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                25      0.37%      0.53% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                41      0.60%      1.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                75      1.10%      2.23% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                94      1.38%      3.61% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000               151      2.22%      5.82% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000               233      3.42%      9.24% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000               238      3.49%     12.73% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000               268      3.93%     16.67% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000               366      5.37%     22.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000               386      5.66%     27.70% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000               508      7.45%     35.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000               583      8.55%     43.71% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000               627      9.20%     52.90% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000               974     14.29%     67.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000               479      7.03%     74.22% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               550      8.07%     82.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              374      5.49%     87.78% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows                 833     12.22%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               10000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           137343000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                    6816                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.089286                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.287736                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0               51     91.07%     91.07% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1                5      8.93%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total           56                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean     0.107143                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev     0.312094                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0              50     89.29%     89.29% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               6     10.71%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total           56                       # Outstanding write transactions
system.Lmon3.readTransHist::samples                56                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            77.571429                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev           23.920974                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-7                     4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-15                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-23                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-31                   1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-39                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-47                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-55                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-63                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-71                   1      1.79%     10.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-79                  11     19.64%     30.36% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::80-87                  23     41.07%     71.43% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::88-95                  12     21.43%     92.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::96-103                  3      5.36%     98.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::104-111                 1      1.79%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                  56                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples               56                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean           42.767857                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev          14.108658                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-3                    4      7.14%      7.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-7                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-11                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-15                  0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-19                  0      0.00%      7.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-23                  1      1.79%      8.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-27                  1      1.79%     10.71% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-31                  2      3.57%     14.29% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-35                  1      1.79%     16.07% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-39                  3      5.36%     21.43% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::40-43                  9     16.07%     37.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::44-47                 11     19.64%     57.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::48-51                 12     21.43%     78.57% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::52-55                  6     10.71%     89.29% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::56-59                  5      8.93%     98.21% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::60-63                  0      0.00%     98.21% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::64-67                  1      1.79%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total                 56                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        17960                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean        2.652561                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean       2.264124                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev       8.904602                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15           17938     99.88%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271           22      0.12%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          17960                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         9292                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean       3.508717                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean      2.554413                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev     14.639471                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15           9261     99.67%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%     99.67% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271           31      0.33%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          9292                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples             56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      81957142.857143                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     18364697.924827                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.67772e+07            1      1.79%      1.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.67772e+07-3.35544e+07            0      0.00%      1.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%      1.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.03316e+07-6.71089e+07            0      0.00%      1.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+07-8.38861e+07           53     94.64%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.00663e+08-1.17441e+08            0      0.00%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.17441e+08-1.34218e+08            1      1.79%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.50995e+08-1.67772e+08            0      0.00%     98.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.67772e+08-1.84549e+08            1      1.79%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total               56                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         81723167.178171      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                      46360                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples            56                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     57739285.714286                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean    53571415.627644                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    29762133.834616                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07            0      0.00%      0.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07            1      1.79%      1.79% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07           45     80.36%     82.14% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07            0      0.00%     82.14% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07            6     10.71%     92.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08            0      0.00%     92.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08            1      1.79%     94.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     94.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08            1      1.79%     96.43% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            2      3.57%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total              56                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        57472399.040335      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                   32603                       # Number of bytes written
system.Hmon.readLatencyHist::samples            17955                       # Read request-response latency
system.Hmon.readLatencyHist::mean        20128.098023                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       20078.350231                       # Read request-response latency
system.Hmon.readLatencyHist::stdev        2609.881892                       # Read request-response latency
system.Hmon.readLatencyHist::0-8191                 0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::8192-16383             0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-24575        17938     99.91%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::24576-32767            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::32768-40959            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::40960-49151            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::49152-57343            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::57344-65535            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::65536-73727            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::73728-81919            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::81920-90111            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::90112-98303            0      0.00%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::98304-106495           16      0.09%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::106496-114687            0      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::114688-122879            0      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::122880-131071            1      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              17955                       # Read request-response latency
system.Hmon.writeLatencyHist::samples            9261                       # Write request-response latency
system.Hmon.writeLatencyHist::mean       20053.827880                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20052.505891                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev        234.317354                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479         8758     94.57%     94.57% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527          503      5.43%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total              9261                       # Write request-response latency
system.Hmon.ittReadRead::samples                17960                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            39692.622494                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1138290.571716                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  2652     14.77%     14.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              2361     13.15%     27.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             1775      9.88%     37.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             1533      8.54%     46.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             1386      7.72%     54.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             1297      7.22%     61.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             1071      5.96%     67.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             1013      5.64%     72.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              879      4.89%     77.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              739      4.11%     81.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              518      2.88%     84.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              468      2.61%     87.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              481      2.68%     90.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              412      2.29%     92.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              359      2.00%     94.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              278      1.55%     95.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              176      0.98%     96.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              160      0.89%     97.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              128      0.71%     98.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             103      0.57%     99.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows                171      0.95%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value          151973500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  17960                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               9292                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          61050.473526                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         154313.793748                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                 606      6.52%      6.52% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000             628      6.76%     13.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000            534      5.75%     19.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            489      5.26%     24.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000            498      5.36%     29.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000            483      5.20%     34.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000            394      4.24%     39.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000            382      4.11%     43.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000            364      3.92%     47.12% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000            404      4.35%     51.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000            348      3.75%     55.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000            302      3.25%     58.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000            358      3.85%     62.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000            362      3.90%     66.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000            309      3.33%     69.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000            268      2.88%     72.42% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000            236      2.54%     74.96% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000            235      2.53%     77.49% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000           1002     10.78%     88.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000           160      1.72%     89.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows              930     10.01%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value             1000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         11109500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 9292                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  27252                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              20816.123587                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             58662.131120                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    5996     22.00%     22.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                4558     16.73%     38.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               3599     13.21%     51.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               2929     10.75%     62.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               2397      8.80%     71.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               1987      7.29%     78.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               1390      5.10%     83.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               1162      4.26%     88.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               1005      3.69%     91.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                642      2.36%     94.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                488      1.79%     95.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                337      1.24%     97.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                269      0.99%     98.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                179      0.66%     98.85% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                134      0.49%     99.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                 62      0.23%     99.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                 38      0.14%     99.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                 13      0.05%     99.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                  8      0.03%     99.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000                 0      0.00%     99.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                   59      0.22%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              4292000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    27252                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples           56                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.517857                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.786039                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0                34     60.71%     60.71% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1                17     30.36%     91.07% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 4      7.14%     98.21% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%     98.21% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 1      1.79%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total            56                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples           56                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean      0.428571                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev     0.656634                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0               37     66.07%     66.07% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1               14     25.00%     91.07% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                5      8.93%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total           56                       # Outstanding write transactions
system.Hmon.readTransHist::samples                 56                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            317.089286                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           243.220872                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            92.773483                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-31                     4      7.14%      7.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-63                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-95                    0      0.00%      7.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-127                   1      1.79%      8.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-159                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-191                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-223                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-255                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-287                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-319                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::320-351                 47     83.93%     92.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::352-383                  4      7.14%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::384-415                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::416-447                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::448-479                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::480-511                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::512-543                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::544-575                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::576-607                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::608-639                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                   56                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples                56                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean           164.107143                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean          133.303388                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev           46.998909                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-15                    4      7.14%      7.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-31                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-47                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-63                   0      0.00%      7.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-79                   1      1.79%      8.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::80-95                   0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::96-111                  0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::112-127                 0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::128-143                 0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::144-159                 0      0.00%      8.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::160-175                10     17.86%     26.79% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::176-191                41     73.21%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::192-207                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::208-223                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                  56                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                       70691                       # DTB read hits
system.cpu0.dtb.read_misses                         2                       # DTB read misses
system.cpu0.dtb.write_hits                      28629                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                   70693                       # DTB read accesses
system.cpu0.dtb.write_accesses                  28629                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                            99320                       # DTB hits
system.cpu0.dtb.misses                              2                       # DTB misses
system.cpu0.dtb.accesses                        99322                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                      248941                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                  248941                       # ITB inst accesses
system.cpu0.itb.hits                           248941                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                       248941                       # DTB accesses
system.cpu0.numCycles                         1129765                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     225751                       # Number of instructions committed
system.cpu0.committedOps                       237695                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               225290                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                       9916                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        11581                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      225290                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads             366147                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            179931                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads              926877                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes              85972                       # number of times the CC registers were written
system.cpu0.num_mem_refs                        99768                       # number of memory refs
system.cpu0.num_load_insts                      70806                       # Number of load instructions
system.cpu0.num_store_insts                     28962                       # Number of store instructions
system.cpu0.num_idle_cycles               8224.102317                       # Number of idle cycles
system.cpu0.num_busy_cycles              1121540.897683                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.992721                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.007279                       # Percentage of idle cycles
system.cpu0.Branches                            22571                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                   135925     57.07%     57.07% # Class of executed instruction
system.cpu0.op_class::IntMult                    2496      1.05%     58.11% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.11% # Class of executed instruction
system.cpu0.op_class::MemRead                   70806     29.73%     87.84% # Class of executed instruction
system.cpu0.op_class::MemWrite                  28962     12.16%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    238191                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              364                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             521847                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              364                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1433.645604                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           498246                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          498246                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst       248577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         248577                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst       248577                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          248577                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst       248577                       # number of overall hits
system.cpu0.icache.overall_hits::total         248577                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst          364                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          364                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst          364                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           364                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst          364                       # number of overall misses
system.cpu0.icache.overall_misses::total          364                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst      6148981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6148981                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst      6148981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6148981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst      6148981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6148981                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst       248941                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       248941                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst       248941                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       248941                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst       248941                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       248941                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.001462                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001462                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.001462                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001462                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.001462                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001462                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 16892.804945                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16892.804945                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 16892.804945                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16892.804945                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 16892.804945                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16892.804945                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst          364                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          364                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst          364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst          364                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          364                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst      5405019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5405019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst      5405019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5405019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst      5405019                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5405019                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.001462                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001462                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.001462                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001462                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 14848.953297                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14848.953297                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 14848.953297                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14848.953297                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 14848.953297                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14848.953297                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry                54                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements              125                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          207.196858                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              85282                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              125                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           682.256000                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   207.196858                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.809363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.809363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           189849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          189849                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data        67397                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          67397                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data        26977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         26977                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           20                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           20                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data        94374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           94374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data        94394                       # number of overall hits
system.cpu0.dcache.overall_hits::total          94394                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data          189                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          189                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data           39                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           29                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data           34                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data           40                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data          228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data          257                       # number of overall misses
system.cpu0.dcache.overall_misses::total          257                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data      2680489                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      2680489                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data       862000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       862000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data       337000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       337000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data       998000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       998000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data      3542489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total      3542489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data      3542489                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total      3542489                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data        67586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        67586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data        27016                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27016                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data        94602                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        94602                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data        94651                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        94651                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.002796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.001444                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001444                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.591837                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.591837                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.404762                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.404762                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.002410                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002410                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.002715                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002715                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 14182.481481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14182.481481                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 22102.564103                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22102.564103                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  9911.764706                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9911.764706                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data        24950                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        24950                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 15537.232456                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15537.232456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 13784.003891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13784.003891                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           50                       # number of writebacks
system.cpu0.dcache.writebacks::total               50                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           27                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data          189                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           29                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data           40                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           40                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data          228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data          257                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data      2296511                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      2296511                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data       784000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       784000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       206000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       206000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data       123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data       918000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       918000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data      3080511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total      3080511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data      3286511                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total      3286511                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data    125272000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    125272000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     64260000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     64260000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    189532000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    189532000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.001444                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001444                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.591837                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.591837                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.571429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.002410                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002410                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.002715                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002715                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 12150.851852                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12150.851852                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 20102.564103                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20102.564103                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data  7103.448276                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7103.448276                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 17571.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17571.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data        22950                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        22950                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 13511.013158                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13511.013158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 12787.980545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12787.980545                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry               176                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                       70566                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                      28411                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                   70566                       # DTB read accesses
system.cpu1.dtb.write_accesses                  28411                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                            98977                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                        98977                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                      248209                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                  248209                       # ITB inst accesses
system.cpu1.itb.hits                           248209                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                       248209                       # DTB accesses
system.cpu1.numCycles                         1134548                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     224905                       # Number of instructions committed
system.cpu1.committedOps                       236553                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               224259                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                       9830                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        11464                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      224259                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads             364275                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            179234                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads              922917                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes              85618                       # number of times the CC registers were written
system.cpu1.num_mem_refs                        99394                       # number of memory refs
system.cpu1.num_load_insts                      70648                       # Number of load instructions
system.cpu1.num_store_insts                     28746                       # Number of store instructions
system.cpu1.num_idle_cycles              16059.847798                       # Number of idle cycles
system.cpu1.num_busy_cycles              1118488.152202                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.985845                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.014155                       # Percentage of idle cycles
system.cpu1.Branches                            22362                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                   135111     57.01%     57.01% # Class of executed instruction
system.cpu1.op_class::IntMult                    2501      1.06%     58.06% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.06% # Class of executed instruction
system.cpu1.op_class::MemRead                   70648     29.81%     87.87% # Class of executed instruction
system.cpu1.op_class::MemWrite                  28746     12.13%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    237008                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              277                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             500005                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1805.072202                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           496695                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          496695                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst       247932                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         247932                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst       247932                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          247932                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst       247932                       # number of overall hits
system.cpu1.icache.overall_hits::total         247932                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst          277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst          277                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst          277                       # number of overall misses
system.cpu1.icache.overall_misses::total          277                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst      4645483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4645483                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst      4645483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4645483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst      4645483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4645483                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst       248209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       248209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst       248209                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       248209                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst       248209                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       248209                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.001116                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001116                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.001116                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001116                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.001116                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001116                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 16770.696751                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16770.696751                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 16770.696751                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16770.696751                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 16770.696751                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16770.696751                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst          277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst          277                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst      4081517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4081517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst      4081517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4081517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst      4081517                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4081517                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.001116                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001116                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.001116                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001116                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.001116                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001116                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14734.718412                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14734.718412                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14734.718412                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14734.718412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14734.718412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14734.718412                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                41                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements              101                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          180.100970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              84188                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              101                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           833.544554                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   180.100970                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.703519                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.703519                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           189104                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          189104                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data        67266                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          67266                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data        26770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         26770                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           15                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           15                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data           59                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data           21                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data        94036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           94036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data        94051                       # number of overall hits
system.cpu1.dcache.overall_hits::total          94051                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data          170                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          170                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data           39                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           26                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data           35                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           40                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data          209                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           209                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data          235                       # number of overall misses
system.cpu1.dcache.overall_misses::total          235                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data      2604995                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2604995                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data       962000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       962000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data       392500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       392500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      1015500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1015500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data        29500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        29500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data      3566995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3566995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data      3566995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3566995                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data        67436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        67436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data        26809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        26809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           41                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           41                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data        94245                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        94245                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data        94286                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        94286                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.002521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002521                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.001455                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001455                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.634146                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.634146                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.372340                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.372340                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.655738                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.655738                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.002218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.002492                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002492                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 15323.500000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15323.500000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 24666.666667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24666.666667                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 25387.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 25387.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 17066.961722                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17066.961722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 15178.702128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15178.702128                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu1.dcache.writebacks::total               39                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data          170                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           26                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           12                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           39                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data          209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data          235                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data      2261005                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2261005                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data       884000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       884000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       212000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       212000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data       163500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       163500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data       939500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       939500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data      3145005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      3145005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data      3357005                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      3357005                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data    126211004                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    126211004                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     64169501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     64169501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data    190380505                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    190380505                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.001455                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001455                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.634146                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.634146                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.127660                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.127660                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.639344                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.639344                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.002218                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002218                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 13300.029412                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13300.029412                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 22666.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22666.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data  8153.846154                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  8153.846154                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data        13625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 24089.743590                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 24089.743590                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 15047.870813                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15047.870813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 14285.127660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14285.127660                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry               178                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                       70519                       # DTB read hits
system.cpu2.dtb.read_misses                         2                       # DTB read misses
system.cpu2.dtb.write_hits                      28508                       # DTB write hits
system.cpu2.dtb.write_misses                        3                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                   70521                       # DTB read accesses
system.cpu2.dtb.write_accesses                  28511                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                            99027                       # DTB hits
system.cpu2.dtb.misses                              5                       # DTB misses
system.cpu2.dtb.accesses                        99032                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                      248182                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                  248182                       # ITB inst accesses
system.cpu2.itb.hits                           248182                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                       248182                       # DTB accesses
system.cpu2.numCycles                         1121429                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     224944                       # Number of instructions committed
system.cpu2.committedOps                       236751                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               224457                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                       9888                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        11458                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      224457                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads             364603                       # number of times the integer registers were read
system.cpu2.num_int_register_writes            179367                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads              923405                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes              85548                       # number of times the CC registers were written
system.cpu2.num_mem_refs                        99444                       # number of memory refs
system.cpu2.num_load_insts                      70609                       # Number of load instructions
system.cpu2.num_store_insts                     28835                       # Number of store instructions
system.cpu2.num_idle_cycles              14264.973569                       # Number of idle cycles
system.cpu2.num_busy_cycles              1107164.026431                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.987280                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.012720                       # Percentage of idle cycles
system.cpu2.Branches                            22415                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                   135276     57.03%     57.03% # Class of executed instruction
system.cpu2.op_class::IntMult                    2490      1.05%     58.08% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.08% # Class of executed instruction
system.cpu2.op_class::MemRead                   70609     29.77%     87.84% # Class of executed instruction
system.cpu2.op_class::MemWrite                  28835     12.16%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    237212                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              301                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             481836                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              301                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1600.784053                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           496665                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          496665                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst       247881                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         247881                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst       247881                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          247881                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst       247881                       # number of overall hits
system.cpu2.icache.overall_hits::total         247881                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          301                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          301                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          301                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           301                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          301                       # number of overall misses
system.cpu2.icache.overall_misses::total          301                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst      5158485                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5158485                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst      5158485                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5158485                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst      5158485                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5158485                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst       248182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       248182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst       248182                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       248182                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst       248182                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       248182                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.001213                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001213                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.001213                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001213                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.001213                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001213                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 17137.823920                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17137.823920                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 17137.823920                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17137.823920                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 17137.823920                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17137.823920                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          301                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          301                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          301                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst      4545515                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4545515                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst      4545515                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4545515                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst      4545515                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4545515                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.001213                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001213                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.001213                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001213                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 15101.378738                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15101.378738                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 15101.378738                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15101.378738                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 15101.378738                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15101.378738                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                58                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements              112                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          205.935122                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              12876                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              112                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           114.964286                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   205.935122                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.804434                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.804434                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           189217                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          189217                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data        67243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          67243                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data        26856                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         26856                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           18                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           18                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data           50                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data           29                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data        94099                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           94099                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data        94117                       # number of overall hits
system.cpu2.dcache.overall_hits::total          94117                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data          166                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          166                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data           43                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           25                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data           34                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           35                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data          209                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           209                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data          234                       # number of overall misses
system.cpu2.dcache.overall_misses::total          234                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data      2485992                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2485992                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data      1029500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1029500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data       409999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       409999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data       885000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       885000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data      3515492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3515492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data      3515492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3515492                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data        67409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        67409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data        26899                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        26899                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data           64                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           64                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data        94308                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        94308                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data        94351                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        94351                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.002463                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002463                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.001599                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001599                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.581395                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.581395                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.404762                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.404762                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.546875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.546875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.002216                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002216                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.002480                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002480                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 14975.855422                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14975.855422                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 23941.860465                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23941.860465                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 12058.794118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12058.794118                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 25285.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 25285.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 16820.535885                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 16820.535885                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 15023.470085                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 15023.470085                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu2.dcache.writebacks::total               43                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data          166                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           25                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data           11                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data          209                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data          234                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          234                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data      2149008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2149008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data       943500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       943500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       232500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       232500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data       161501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       161501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       817000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       817000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data      3092508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3092508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data      3325008                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3325008                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data    125768502                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    125768502                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     64282500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     64282500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data    190051002                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    190051002                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.002463                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.001599                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001599                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.581395                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.581395                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.130952                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.130952                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.546875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.546875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.002216                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002216                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 12945.831325                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12945.831325                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 21941.860465                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21941.860465                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data         9300                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9300                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 14681.909091                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14681.909091                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 23342.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 23342.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 14796.688995                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14796.688995                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 14209.435897                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14209.435897                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry               145                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                       70027                       # DTB read hits
system.cpu3.dtb.read_misses                         4                       # DTB read misses
system.cpu3.dtb.write_hits                      28081                       # DTB write hits
system.cpu3.dtb.write_misses                        3                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                   70031                       # DTB read accesses
system.cpu3.dtb.write_accesses                  28084                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                            98108                       # DTB hits
system.cpu3.dtb.misses                              7                       # DTB misses
system.cpu3.dtb.accesses                        98115                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                      246173                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                  246173                       # ITB inst accesses
system.cpu3.itb.hits                           246173                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                       246173                       # DTB accesses
system.cpu3.numCycles                         1134562                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     222881                       # Number of instructions committed
system.cpu3.committedOps                       234249                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               222026                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                       9673                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        11241                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      222026                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads             360750                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            177730                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads              914109                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes              84849                       # number of times the CC registers were written
system.cpu3.num_mem_refs                        98433                       # number of memory refs
system.cpu3.num_load_insts                      70093                       # Number of load instructions
system.cpu3.num_store_insts                     28340                       # Number of store instructions
system.cpu3.num_idle_cycles              23410.097959                       # Number of idle cycles
system.cpu3.num_busy_cycles              1111151.902041                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.979366                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.020634                       # Percentage of idle cycles
system.cpu3.Branches                            21993                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                   133689     56.98%     56.98% # Class of executed instruction
system.cpu3.op_class::IntMult                    2489      1.06%     58.04% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.04% # Class of executed instruction
system.cpu3.op_class::MemRead                   70093     29.88%     87.92% # Class of executed instruction
system.cpu3.op_class::MemWrite                  28340     12.08%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    234611                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      89                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              263                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             461759                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              263                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1755.737643                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           492609                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          492609                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst       245910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         245910                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst       245910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          245910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst       245910                       # number of overall hits
system.cpu3.icache.overall_hits::total         245910                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          263                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          263                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          263                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           263                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          263                       # number of overall misses
system.cpu3.icache.overall_misses::total          263                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst      4408984                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4408984                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst      4408984                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4408984                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst      4408984                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4408984                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst       246173                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       246173                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst       246173                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       246173                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst       246173                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       246173                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.001068                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001068                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.001068                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001068                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.001068                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001068                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 16764.197719                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16764.197719                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 16764.197719                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16764.197719                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 16764.197719                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16764.197719                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          263                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          263                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          263                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          263                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          263                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst      3872016                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3872016                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst      3872016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3872016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst      3872016                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3872016                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.001068                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001068                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.001068                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001068                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 14722.494297                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14722.494297                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 14722.494297                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14722.494297                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 14722.494297                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14722.494297                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                42                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements               78                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          183.936480                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10772                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           138.102564                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   183.936480                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.718502                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.718502                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           187343                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          187343                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data        66725                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          66725                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data        26435                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         26435                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           12                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           12                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data          106                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          106                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data           17                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data        93160                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           93160                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data        93172                       # number of overall hits
system.cpu3.dcache.overall_hits::total          93172                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data          133                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data           43                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           26                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data           38                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data           42                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data          176                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           176                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data          202                       # number of overall misses
system.cpu3.dcache.overall_misses::total          202                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data      1995994                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1995994                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data      1252500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1252500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data       525998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       525998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      1119500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1119500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data        60000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        60000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data      3248494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3248494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data      3248494                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3248494                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data        66858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        66858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data        26478                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        26478                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data        93336                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        93336                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data        93374                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        93374                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.001989                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001989                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.001624                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001624                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.684211                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.684211                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.263889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.263889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.711864                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.711864                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.001886                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001886                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.002163                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002163                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 15007.473684                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 15007.473684                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 29127.906977                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29127.906977                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 13842.052632                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13842.052632                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 26654.761905                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 26654.761905                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 18457.352273                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18457.352273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 16081.653465                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16081.653465                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu3.dcache.writebacks::total               40                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           22                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data          133                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data           43                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           26                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data           16                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data           41                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           41                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data          176                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data          202                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          202                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data      1726006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1726006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data      1166500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1166500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       230000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       230000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data       272002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       272002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      1041500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1041500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data      2892506                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2892506                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data      3122506                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      3122506                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data    125774000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    125774000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     64343002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     64343002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data    190117002                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    190117002                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.001989                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001989                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.001624                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001624                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.684211                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.684211                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.694915                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.694915                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.002163                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 12977.488722                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12977.488722                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 27127.906977                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27127.906977                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data  8846.153846                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  8846.153846                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 17000.125000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17000.125000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25402.439024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25402.439024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 16434.693182                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16434.693182                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 15457.950495                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15457.950495                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry               189                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                       69827                       # DTB read hits
system.cpu4.dtb.read_misses                        12                       # DTB read misses
system.cpu4.dtb.write_hits                      27772                       # DTB write hits
system.cpu4.dtb.write_misses                        5                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                   69839                       # DTB read accesses
system.cpu4.dtb.write_accesses                  27777                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                            97599                       # DTB hits
system.cpu4.dtb.misses                             17                       # DTB misses
system.cpu4.dtb.accesses                        97616                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                      245067                       # ITB inst hits
system.cpu4.itb.inst_misses                         4                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                  245071                       # ITB inst accesses
system.cpu4.itb.hits                           245067                       # DTB hits
system.cpu4.itb.misses                              4                       # DTB misses
system.cpu4.itb.accesses                       245071                       # DTB accesses
system.cpu4.numCycles                         1134552                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                     221718                       # Number of instructions committed
system.cpu4.committedOps                       232808                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses               220591                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                       9573                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts        11113                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                      220591                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads             358212                       # number of times the integer registers were read
system.cpu4.num_int_register_writes            176892                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads              908844                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes              84358                       # number of times the CC registers were written
system.cpu4.num_mem_refs                        97813                       # number of memory refs
system.cpu4.num_load_insts                      69882                       # Number of load instructions
system.cpu4.num_store_insts                     27931                       # Number of store instructions
system.cpu4.num_idle_cycles              30430.845727                       # Number of idle cycles
system.cpu4.num_busy_cycles              1104121.154273                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.973178                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.026822                       # Percentage of idle cycles
system.cpu4.Branches                            21766                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                   132756     56.96%     56.96% # Class of executed instruction
system.cpu4.op_class::IntMult                    2488      1.07%     58.03% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     58.03% # Class of executed instruction
system.cpu4.op_class::MemRead                   69882     29.98%     88.02% # Class of executed instruction
system.cpu4.op_class::MemWrite                  27931     11.98%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                    233057                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     104                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements              231                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             412476                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              231                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1785.610390                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           490365                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          490365                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst       244836                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         244836                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst       244836                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          244836                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst       244836                       # number of overall hits
system.cpu4.icache.overall_hits::total         244836                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst          231                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst          231                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           231                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst          231                       # number of overall misses
system.cpu4.icache.overall_misses::total          231                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst      3933490                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3933490                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst      3933490                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3933490                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst      3933490                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3933490                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst       245067                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       245067                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst       245067                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       245067                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst       245067                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       245067                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000943                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000943                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000943                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000943                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000943                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000943                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 17028.095238                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17028.095238                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 17028.095238                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17028.095238                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 17028.095238                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17028.095238                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst          231                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst          231                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          231                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst          231                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          231                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst      3465510                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3465510                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst      3465510                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3465510                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst      3465510                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3465510                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000943                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000943                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000943                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000943                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000943                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000943                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 15002.207792                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15002.207792                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 15002.207792                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15002.207792                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 15002.207792                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15002.207792                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                41                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements               88                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          205.945006                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              14771                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           167.852273                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   205.945006                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.804473                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.804473                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           186298                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          186298                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data        66500                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          66500                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data        26142                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         26142                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           17                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           17                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data          126                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data           20                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data        92642                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           92642                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data        92659                       # number of overall hits
system.cpu4.dcache.overall_hits::total          92659                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data          139                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          139                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data           28                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           19                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data           31                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data           37                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data          167                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           167                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data          186                       # number of overall misses
system.cpu4.dcache.overall_misses::total          186                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data      1851990                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      1851990                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data       718498                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       718498                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data       509997                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       509997                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data       871500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total       871500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data        29500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        29500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data      2570488                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      2570488                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data      2570488                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      2570488                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data        66639                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        66639                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data        26170                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        26170                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data           57                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           57                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data        92809                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        92809                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data        92845                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        92845                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.002086                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.001070                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001070                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.527778                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.527778                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.197452                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.197452                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.649123                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.649123                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.001799                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001799                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.002003                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.002003                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 13323.669065                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 13323.669065                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 25660.642857                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 25660.642857                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 16451.516129                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 16451.516129                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 23554.054054                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 23554.054054                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 15392.143713                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 15392.143713                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 13819.827957                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 13819.827957                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu4.dcache.writebacks::total               31                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           15                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data          139                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data           28                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           19                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data           16                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data           37                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total           37                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data          167                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data          186                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data      1569008                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1569008                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data       660502                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       660502                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data       150501                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       150501                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data       332502                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       332502                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data       799500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total       799500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data      2229510                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      2229510                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data      2380011                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      2380011                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data    126172502                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total    126172502                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data     64232502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     64232502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data    190405004                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total    190405004                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.001070                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001070                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.527778                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.527778                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.649123                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.649123                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.001799                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001799                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.002003                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002003                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 11287.827338                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 11287.827338                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 23589.357143                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 23589.357143                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data  7921.105263                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total  7921.105263                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 20781.375000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20781.375000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 21608.108108                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 21608.108108                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 13350.359281                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 13350.359281                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 12795.758065                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 12795.758065                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry               142                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                       69225                       # DTB read hits
system.cpu5.dtb.read_misses                        11                       # DTB read misses
system.cpu5.dtb.write_hits                      27487                       # DTB write hits
system.cpu5.dtb.write_misses                        6                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                   69236                       # DTB read accesses
system.cpu5.dtb.write_accesses                  27493                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                            96712                       # DTB hits
system.cpu5.dtb.misses                             17                       # DTB misses
system.cpu5.dtb.accesses                        96729                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                      242903                       # ITB inst hits
system.cpu5.itb.inst_misses                         5                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                  242908                       # ITB inst accesses
system.cpu5.itb.hits                           242903                       # DTB hits
system.cpu5.itb.misses                              5                       # DTB misses
system.cpu5.itb.accesses                       242908                       # DTB accesses
system.cpu5.numCycles                         1134561                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     219472                       # Number of instructions committed
system.cpu5.committedOps                       230270                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               218274                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                       9502                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        10899                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      218274                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads             353994                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            175127                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads              899333                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes              83819                       # number of times the CC registers were written
system.cpu5.num_mem_refs                        96916                       # number of memory refs
system.cpu5.num_load_insts                      69262                       # Number of load instructions
system.cpu5.num_store_insts                     27654                       # Number of store instructions
system.cpu5.num_idle_cycles              40756.120006                       # Number of idle cycles
system.cpu5.num_busy_cycles              1093804.879994                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.964078                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.035922                       # Percentage of idle cycles
system.cpu5.Branches                            21463                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                   131094     56.87%     56.87% # Class of executed instruction
system.cpu5.op_class::IntMult                    2489      1.08%     57.95% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     57.95% # Class of executed instruction
system.cpu5.op_class::MemRead                   69262     30.05%     88.00% # Class of executed instruction
system.cpu5.op_class::MemWrite                  27654     12.00%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    230499                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     145                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements              188                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             333494                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              188                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1773.904255                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           485994                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          485994                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst       242715                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         242715                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst       242715                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          242715                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst       242715                       # number of overall hits
system.cpu5.icache.overall_hits::total         242715                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst          188                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst          188                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           188                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst          188                       # number of overall misses
system.cpu5.icache.overall_misses::total          188                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst      3242990                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      3242990                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst      3242990                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      3242990                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst      3242990                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      3242990                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst       242903                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       242903                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst       242903                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       242903                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst       242903                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       242903                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000774                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000774                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000774                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000774                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000774                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000774                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 17249.946809                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 17249.946809                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 17249.946809                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 17249.946809                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 17249.946809                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 17249.946809                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst          188                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst          188                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst          188                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst      2860010                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2860010                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst      2860010                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2860010                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst      2860010                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2860010                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000774                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000774                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000774                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000774                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 15212.819149                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 15212.819149                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 15212.819149                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 15212.819149                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 15212.819149                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 15212.819149                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                30                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements               65                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          211.990015                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               7547                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               65                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           116.107692                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   211.990015                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.828086                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.828086                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           184437                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          184437                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data        65914                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          65914                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data        25869                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         25869                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           12                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           12                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          156                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data           22                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data        91783                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           91783                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data        91795                       # number of overall hits
system.cpu5.dcache.overall_hits::total          91795                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data           90                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data           17                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           17                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           16                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data           31                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           27                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data          107                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           107                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data          123                       # number of overall misses
system.cpu5.dcache.overall_misses::total          123                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data      1124995                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      1124995                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data       701499                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       701499                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data       541496                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       541496                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data       606500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total       606500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       117500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       117500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data      1826494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      1826494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data      1826494                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      1826494                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data        66004                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        66004                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data        25886                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        25886                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data        91890                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        91890                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data        91918                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        91918                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.001364                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001364                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000657                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000657                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.165775                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.165775                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.551020                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.551020                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.001164                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.001164                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.001338                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.001338                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 12499.944444                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 12499.944444                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 41264.647059                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 41264.647059                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 17467.612903                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 17467.612903                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 22462.962963                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 22462.962963                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 17070.037383                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 17070.037383                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 14849.544715                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14849.544715                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           34                       # number of writebacks
system.cpu5.dcache.writebacks::total               34                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           16                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data           90                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           16                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data           15                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           27                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data          107                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          107                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data          123                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          123                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data       942005                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       942005                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data       666501                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       666501                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       295000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       295000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data       214504                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       214504                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data       560500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total       560500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data      1608506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1608506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data      1903506                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1903506                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data    126578504                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total    126578504                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data     64476002                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     64476002                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data    191054506                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total    191054506                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.001364                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.001364                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.571429                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.080214                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.080214                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.551020                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.551020                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.001164                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001164                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.001338                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001338                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 10466.722222                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 10466.722222                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 39205.941176                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 39205.941176                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 18437.500000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 18437.500000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 14300.266667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14300.266667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 20759.259259                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 20759.259259                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 15032.766355                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 15032.766355                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 15475.658537                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 15475.658537                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry               153                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                 180                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data          180                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.703125                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.703125                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4046                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       2911                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4049                       # DTB read accesses
system.cpu7.dtb.write_accesses                   2911                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             6957                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         6960                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       19481                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   19481                       # ITB inst accesses
system.cpu7.itb.hits                            19481                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        19481                       # DTB accesses
system.cpu7.numCycles                         1134560                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      18977                       # Number of instructions committed
system.cpu7.committedOps                        22397                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                19871                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        981                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2798                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       19871                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              33910                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             13503                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               81033                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               9277                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         7445                       # number of memory refs
system.cpu7.num_load_insts                       4205                       # Number of load instructions
system.cpu7.num_store_insts                      3240                       # Number of store instructions
system.cpu7.num_idle_cycles              1046000.154269                       # Number of idle cycles
system.cpu7.num_busy_cycles              88559.845731                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.078057                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.921943                       # Percentage of idle cycles
system.cpu7.Branches                             3829                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    15448     67.39%     67.39% # Class of executed instruction
system.cpu7.op_class::IntMult                      24      0.10%     67.50% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.03%     67.52% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.52% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.52% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.52% # Class of executed instruction
system.cpu7.op_class::MemRead                    4205     18.34%     85.87% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3240     14.13%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     22923                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              293                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             127129                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              293                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           433.887372                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            39255                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           39255                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        19188                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          19188                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        19188                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           19188                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        19188                       # number of overall hits
system.cpu7.icache.overall_hits::total          19188                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          293                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          293                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          293                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           293                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          293                       # number of overall misses
system.cpu7.icache.overall_misses::total          293                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst      5402993                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5402993                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst      5402993                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5402993                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst      5402993                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5402993                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        19481                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        19481                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        19481                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        19481                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        19481                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        19481                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.015040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.015040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.015040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.015040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.015040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.015040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 18440.249147                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 18440.249147                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 18440.249147                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 18440.249147                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 18440.249147                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 18440.249147                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          293                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          293                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          293                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          293                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst      4812007                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4812007                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst      4812007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4812007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst      4812007                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4812007                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.015040                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015040                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.015040                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015040                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.015040                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015040                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 16423.232082                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 16423.232082                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 16423.232082                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 16423.232082                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 16423.232082                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 16423.232082                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                47                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              117                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          241.900871                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               8972                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              117                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            76.683761                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   241.900871                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.944925                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.944925                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            14065                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           14065                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         3758                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3758                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         2748                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2748                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           41                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           41                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          102                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           96                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         6506                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            6506                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         6547                       # number of overall hits
system.cpu7.dcache.overall_hits::total           6547                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          126                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           50                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            7                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           10                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           15                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          176                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           176                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          183                       # number of overall misses
system.cpu7.dcache.overall_misses::total          183                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      1868996                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1868996                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1642500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1642500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data        86500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       218500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       218500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      3511496                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3511496                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      3511496                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3511496                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         3884                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3884                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         2798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           48                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           48                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         6682                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         6682                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         6730                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         6730                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.032441                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.032441                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.017870                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.017870                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.145833                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.145833                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.135135                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.135135                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.026339                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.026339                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.027192                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027192                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 14833.301587                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 14833.301587                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data        32850                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total        32850                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data         8650                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         8650                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 14566.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 14566.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 19951.681818                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 19951.681818                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 19188.502732                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 19188.502732                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           68                       # number of writebacks
system.cpu7.dcache.writebacks::total               68                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            7                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          126                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            7                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           15                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          176                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          183                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      1613004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1613004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1542500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1542500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data        65500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        65500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       188500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       188500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      3155504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      3155504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      3221004                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      3221004                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        97500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        97500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       161500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       161500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.032441                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.032441                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.017870                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.017870                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.145833                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.145833                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.026786                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.026786                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.135135                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.135135                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.026339                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.026339                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.027192                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027192                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 12801.619048                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 12801.619048                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data        30850                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        30850                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data  9357.142857                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  9357.142857                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 12566.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 12566.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data        17929                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total        17929                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 17601.114754                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 17601.114754                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                40                       # Number of times sendTimingReq failed
sim_ticks.pim 567281000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -44435865.600000
system.mem_ctrls.total_actEnergy                       44475782.400000
system.pim_vault_ctrls.total_actEnergy                       -1328745.600000
system.pim_vault_ctrls.total_actEnergy                       1664409.600000
system.mem_ctrls.total_preEnergy                       -29976576.000000
system.mem_ctrls.total_preEnergy                       30003504.000000
system.pim_vault_ctrls.total_preEnergy                       -896376.000000
system.pim_vault_ctrls.total_preEnergy                       1122816.000000
system.mem_ctrls.total_readEnergy                       -168824947.200000
system.mem_ctrls.total_readEnergy                       168892838.400000
system.pim_vault_ctrls.total_readEnergy                       -2566886.400000
system.pim_vault_ctrls.total_readEnergy                       3839846.400000
system.mem_ctrls.total_writeEnergy                       -76082872.320000
system.mem_ctrls.total_writeEnergy                       76202311.680000
system.pim_vault_ctrls.total_writeEnergy                       -358732.800000
system.pim_vault_ctrls.total_writeEnergy                       515911.680000
system.mem_ctrls.total_refreshEnergy                       -79661609533.439957
system.mem_ctrls.total_refreshEnergy                       79974239047.679977
system.pim_vault_ctrls.total_refreshEnergy                       -79661609533.439957
system.pim_vault_ctrls.total_refreshEnergy                       79974239047.679977
system.mem_ctrls.total_actBackEnergy                       -23623127259.840000
system.mem_ctrls.total_actBackEnergy                       23714377073.280003
system.pim_vault_ctrls.total_actBackEnergy                       -23222584684.800003
system.pim_vault_ctrls.total_actBackEnergy                       23339967566.400005
system.mem_ctrls.total_preBackEnergy                       -256723518864.000000
system.mem_ctrls.total_preBackEnergy                       257732309088.000000
system.pim_vault_ctrls.total_preBackEnergy                       -257074872000.000000
system.pim_vault_ctrls.total_preBackEnergy                       258060731952.000000
total_sim_seconds                       0.000567
system.cpu.totalNumCycles                       7923977.000000
system.pim.totalNumCycles                       32608749.000000
system.cpu.totalIdleCycles                       1179146.141645
system.pim.totalIdleCycles                       22485991.305102
system.cpu.int_instructions                       1354768.000000
system.pim.int_instructions                       864837.000000
system.cpu.fp_instructions                       64.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       136399.000000
system.pim.branch_instructions                       143486.000000
system.cpu.load_instructions                       425505.000000
system.pim.load_instructions                       438608.000000
system.cpu.store_instructions                       173708.000000
system.pim.store_instructions                       99583.000000
system.cpu.committed_instructions                       1358648.000000
system.pim.committed_instructions                       1008131.000000
system.cpu.int_regfile_reads                       2201891.000000
system.pim.int_regfile_reads                       1573192.000000
system.cpu.int_regfile_writes                       1081784.000000
system.pim.int_regfile_writes                       664272.000000
system.cpu.float_regfile_reads                       64.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       59363.000000
system.pim.function_calls                       60.000000
system.cpu.ialu_accesses                       1354768.000000
system.pim.ialu_accesses                       864837.000000
system.cpu.fpu_accesses                       64.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1498965.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       9.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1498956.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       1917.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       405816.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       162056.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       596751.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       51.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1013.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       259.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       113141
system.mem_ctrls.total_reads                       17.000000
system.pim_vault_ctrls.total_reads                       3072.000000
system.mem_ctrls.total_writes                       31.000000
system.pim_vault_ctrls.total_writes                       3072.000000
system.mem_ctrls.activations                       66.000000
system.pim_vault_ctrls.activations                       555.000000
system.mem_ctrls.total_readRowHits                       119.000000
system.pim_vault_ctrls.total_readRowHits                       2065.000000
system.mem_ctrls.total_writeRowHits                       239.000000
system.pim_vault_ctrls.total_writeRowHits                       309.000000
system.smcxbar.reads_from_pim                       17945.000000
                       0.000000
system.smcxbar.writes_to_pim                       9261.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       18066.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       8356.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       8300.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       8.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       9832.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       9836.000000
