
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <_vectors>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080002b9 	.word	0x080002b9
 8000008:	080002bb 	.word	0x080002bb
 800000c:	080002bb 	.word	0x080002bb
 8000010:	080002bb 	.word	0x080002bb
 8000014:	080002bb 	.word	0x080002bb
 8000018:	080002bb 	.word	0x080002bb
 800001c:	080002bb 	.word	0x080002bb
 8000020:	080002bb 	.word	0x080002bb
 8000024:	080002bb 	.word	0x080002bb
 8000028:	080002bb 	.word	0x080002bb
 800002c:	08003501 	.word	0x08003501
 8000030:	080002bb 	.word	0x080002bb
 8000034:	080002bb 	.word	0x080002bb
 8000038:	080002bb 	.word	0x080002bb
 800003c:	080002bb 	.word	0x080002bb
 8000040:	080002bb 	.word	0x080002bb
 8000044:	080002bb 	.word	0x080002bb
 8000048:	080002bb 	.word	0x080002bb
 800004c:	080002bb 	.word	0x080002bb
 8000050:	080002bb 	.word	0x080002bb
 8000054:	080002bb 	.word	0x080002bb
 8000058:	080002bb 	.word	0x080002bb
 800005c:	080002bb 	.word	0x080002bb
 8000060:	080002bb 	.word	0x080002bb
 8000064:	080002bb 	.word	0x080002bb
 8000068:	080002bb 	.word	0x080002bb
 800006c:	08006df1 	.word	0x08006df1
 8000070:	08006db1 	.word	0x08006db1
 8000074:	08006d71 	.word	0x08006d71
 8000078:	08006d31 	.word	0x08006d31
 800007c:	08006cf1 	.word	0x08006cf1
 8000080:	08006cb1 	.word	0x08006cb1
 8000084:	08006c71 	.word	0x08006c71
 8000088:	08006e31 	.word	0x08006e31
 800008c:	080002bb 	.word	0x080002bb
 8000090:	080002bb 	.word	0x080002bb
 8000094:	080002bb 	.word	0x080002bb
 8000098:	080002bb 	.word	0x080002bb
 800009c:	080002bb 	.word	0x080002bb
 80000a0:	080002bb 	.word	0x080002bb
 80000a4:	080002bb 	.word	0x080002bb
 80000a8:	080002bb 	.word	0x080002bb
 80000ac:	080002bb 	.word	0x080002bb
 80000b0:	080066f1 	.word	0x080066f1
 80000b4:	08006621 	.word	0x08006621
 80000b8:	08006641 	.word	0x08006641
 80000bc:	080068f1 	.word	0x080068f1
 80000c0:	080067e1 	.word	0x080067e1
 80000c4:	080002bb 	.word	0x080002bb
 80000c8:	080002bb 	.word	0x080002bb
 80000cc:	080002bb 	.word	0x080002bb
 80000d0:	080002bb 	.word	0x080002bb
 80000d4:	080002bb 	.word	0x080002bb
 80000d8:	080063d1 	.word	0x080063d1
 80000dc:	080002bb 	.word	0x080002bb
 80000e0:	080002bb 	.word	0x080002bb
 80000e4:	080002bb 	.word	0x080002bb
 80000e8:	080002bb 	.word	0x080002bb
 80000ec:	080002bb 	.word	0x080002bb
 80000f0:	080002bb 	.word	0x080002bb
 80000f4:	080002bb 	.word	0x080002bb
 80000f8:	080002bb 	.word	0x080002bb
 80000fc:	08006c31 	.word	0x08006c31
 8000100:	080002bb 	.word	0x080002bb
 8000104:	080002bb 	.word	0x080002bb
 8000108:	08006601 	.word	0x08006601
 800010c:	080002bb 	.word	0x080002bb
 8000110:	080002bb 	.word	0x080002bb
 8000114:	080002bb 	.word	0x080002bb
 8000118:	080002bb 	.word	0x080002bb
 800011c:	080002bb 	.word	0x080002bb
 8000120:	08006bf1 	.word	0x08006bf1
 8000124:	08006bb1 	.word	0x08006bb1
 8000128:	08006b71 	.word	0x08006b71
 800012c:	08006b31 	.word	0x08006b31
 8000130:	08006af1 	.word	0x08006af1
 8000134:	080002bb 	.word	0x080002bb
 8000138:	080002bb 	.word	0x080002bb
 800013c:	080002bb 	.word	0x080002bb
 8000140:	080002bb 	.word	0x080002bb
 8000144:	080002bb 	.word	0x080002bb
 8000148:	080002bb 	.word	0x080002bb
 800014c:	080002bb 	.word	0x080002bb
 8000150:	08006ab1 	.word	0x08006ab1
 8000154:	08006a71 	.word	0x08006a71
 8000158:	08006a31 	.word	0x08006a31
 800015c:	080002bb 	.word	0x080002bb
 8000160:	080002bb 	.word	0x080002bb
 8000164:	080002bb 	.word	0x080002bb
 8000168:	080002bb 	.word	0x080002bb
 800016c:	080002bb 	.word	0x080002bb
 8000170:	080002bb 	.word	0x080002bb
 8000174:	080002bb 	.word	0x080002bb
 8000178:	080002bb 	.word	0x080002bb
 800017c:	080002bb 	.word	0x080002bb
 8000180:	080002bb 	.word	0x080002bb
 8000184:	080002bb 	.word	0x080002bb
 8000188:	080002bb 	.word	0x080002bb
 800018c:	080002bb 	.word	0x080002bb
 8000190:	080002bb 	.word	0x080002bb
 8000194:	080002bb 	.word	0x080002bb
 8000198:	080002bb 	.word	0x080002bb
 800019c:	080002bb 	.word	0x080002bb
 80001a0:	080002bb 	.word	0x080002bb
 80001a4:	080002bb 	.word	0x080002bb
 80001a8:	080002bb 	.word	0x080002bb
 80001ac:	080002bb 	.word	0x080002bb
 80001b0:	080002bb 	.word	0x080002bb
 80001b4:	080002bb 	.word	0x080002bb
 80001b8:	080002bb 	.word	0x080002bb
 80001bc:	080002bb 	.word	0x080002bb
 80001c0:	080002bb 	.word	0x080002bb
 80001c4:	080002bb 	.word	0x080002bb
 80001c8:	080002bb 	.word	0x080002bb
 80001cc:	080002bb 	.word	0x080002bb
 80001d0:	080002bb 	.word	0x080002bb
 80001d4:	080002bb 	.word	0x080002bb
 80001d8:	080002bb 	.word	0x080002bb
 80001dc:	080002bb 	.word	0x080002bb

Disassembly of section .text:

080001e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80001e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80001e2:	4827      	ldr	r0, [pc, #156]	; (8000280 <endfiniloop+0x4>)
                msr     MSP, r0
 80001e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80001e8:	4826      	ldr	r0, [pc, #152]	; (8000284 <endfiniloop+0x8>)
                msr     PSP, r0
 80001ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
 80001ee:	4826      	ldr	r0, [pc, #152]	; (8000288 <endfiniloop+0xc>)
                movw    r1, #SCB_VTOR & 0xFFFF
 80001f0:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
 80001f4:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 80001f8:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
 80001fa:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 80001fc:	f380 8814 	msr	CONTROL, r0
                isb
 8000200:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
 8000204:	f006 fed4 	bl	8006fb0 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000208:	f005 fff2 	bl	80061f0 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 800020c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 8000210:	491e      	ldr	r1, [pc, #120]	; (800028c <endfiniloop+0x10>)
                ldr     r2, =__main_stack_end__
 8000212:	4a1b      	ldr	r2, [pc, #108]	; (8000280 <endfiniloop+0x4>)

08000214 <msloop>:
msloop:
                cmp     r1, r2
 8000214:	4291      	cmp	r1, r2
                itt     lo
 8000216:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000218:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 800021c:	e7fa      	bcc.n	8000214 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 800021e:	491c      	ldr	r1, [pc, #112]	; (8000290 <endfiniloop+0x14>)
                ldr     r2, =__process_stack_end__
 8000220:	4a18      	ldr	r2, [pc, #96]	; (8000284 <endfiniloop+0x8>)

08000222 <psloop>:
psloop:
                cmp     r1, r2
 8000222:	4291      	cmp	r1, r2
                itt     lo
 8000224:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000226:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 800022a:	e7fa      	bcc.n	8000222 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =__textdata_base__
 800022c:	4919      	ldr	r1, [pc, #100]	; (8000294 <endfiniloop+0x18>)
                ldr     r2, =__data_base__
 800022e:	4a1a      	ldr	r2, [pc, #104]	; (8000298 <endfiniloop+0x1c>)
                ldr     r3, =__data_end__
 8000230:	4b1a      	ldr	r3, [pc, #104]	; (800029c <endfiniloop+0x20>)

08000232 <dloop>:
dloop:
                cmp     r2, r3
 8000232:	429a      	cmp	r2, r3
                ittt    lo
 8000234:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000236:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 800023a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 800023e:	e7f8      	bcc.n	8000232 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
 8000240:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 8000242:	4917      	ldr	r1, [pc, #92]	; (80002a0 <endfiniloop+0x24>)
                ldr     r2, =__bss_end__
 8000244:	4a17      	ldr	r2, [pc, #92]	; (80002a4 <endfiniloop+0x28>)

08000246 <bloop>:
bloop:
                cmp     r1, r2
 8000246:	4291      	cmp	r1, r2
                itt     lo
 8000248:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 800024a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 800024e:	e7fa      	bcc.n	8000246 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 8000250:	f006 fe66 	bl	8006f20 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 8000254:	f006 fea4 	bl	8006fa0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000258:	4c13      	ldr	r4, [pc, #76]	; (80002a8 <endfiniloop+0x2c>)
                ldr     r5, =__init_array_end__
 800025a:	4d14      	ldr	r5, [pc, #80]	; (80002ac <endfiniloop+0x30>)

0800025c <initloop>:
initloop:
                cmp     r4, r5
 800025c:	42ac      	cmp	r4, r5
                bge     endinitloop
 800025e:	da03      	bge.n	8000268 <endinitloop>
                ldr     r1, [r4], #4
 8000260:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000264:	4788      	blx	r1
                b       initloop
 8000266:	e7f9      	b.n	800025c <initloop>

08000268 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000268:	f004 fd12 	bl	8004c90 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 800026c:	4c10      	ldr	r4, [pc, #64]	; (80002b0 <endfiniloop+0x34>)
                ldr     r5, =__fini_array_end__
 800026e:	4d11      	ldr	r5, [pc, #68]	; (80002b4 <endfiniloop+0x38>)

08000270 <finiloop>:
finiloop:
                cmp     r4, r5
 8000270:	42ac      	cmp	r4, r5
                bge     endfiniloop
 8000272:	da03      	bge.n	800027c <endfiniloop>
                ldr     r1, [r4], #4
 8000274:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000278:	4788      	blx	r1
                b       finiloop
 800027a:	e7f9      	b.n	8000270 <finiloop>

0800027c <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 800027c:	f006 be88 	b.w	8006f90 <__default_exit>
                ldr     r0, =__main_stack_end__
 8000280:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000284:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000288:	08000000 	.word	0x08000000
                ldr     r1, =__main_stack_base__
 800028c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000290:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000294:	08009994 	.word	0x08009994
                ldr     r2, =__data_base__
 8000298:	20000800 	.word	0x20000800
                ldr     r3, =__data_end__
 800029c:	20000ca0 	.word	0x20000ca0
                ldr     r1, =__bss_base__
 80002a0:	20000ca0 	.word	0x20000ca0
                ldr     r2, =__bss_end__
 80002a4:	20001de0 	.word	0x20001de0
                ldr     r4, =__init_array_base__
 80002a8:	080001e0 	.word	0x080001e0
                ldr     r5, =__init_array_end__
 80002ac:	080001e0 	.word	0x080001e0
                ldr     r4, =__fini_array_base__
 80002b0:	080001e0 	.word	0x080001e0
                ldr     r5, =__fini_array_end__
 80002b4:	080001e0 	.word	0x080001e0

080002b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80002b8:	e792      	b.n	80001e0 <_crt0_entry>

080002ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80002ba:	f000 f800 	bl	80002be <_unhandled_exception>

080002be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80002be:	e7fe      	b.n	80002be <_unhandled_exception>

080002c0 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80002c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80002c4:	f8c1 d00c 	str.w	sp, [r1, #12]
#if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) &&                                \
    ((CORTEX_MODEL == 3) || (CORTEX_MODEL == 4))
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
 80002c8:	68c3      	ldr	r3, [r0, #12]
                mov     sp, r3
 80002ca:	469d      	mov	sp, r3

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80002cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080002d0 <_port_thread_start>:
_port_thread_start:
#if CH_DBG_ENABLE_STACK_CHECK && PORT_ENABLE_GUARD_PAGES
                bl      _port_set_region
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_unlock
 80002d0:	f003 f966 	bl	80035a0 <_dbg_check_unlock>
#endif
#if CH_DBG_STATISTICS
                bl      _stats_stop_measure_crit_thd
 80002d4:	f003 f924 	bl	8003520 <_stats_stop_measure_crit_thd>
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80002d8:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80002da:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80002de:	4628      	mov	r0, r5
                blx     r4
 80002e0:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80002e2:	2000      	movs	r0, #0
                bl      chThdExit
 80002e4:	f004 fc3c 	bl	8004b60 <chThdExit>

080002e8 <_zombies>:
_zombies:       b       _zombies
 80002e8:	e7fe      	b.n	80002e8 <_zombies>

080002ea <_port_switch_from_isr>:
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch_from_isr
_port_switch_from_isr:
#if CH_DBG_STATISTICS
                bl      _stats_start_measure_crit_thd
 80002ea:	f003 f921 	bl	8003530 <_stats_start_measure_crit_thd>
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
 80002ee:	f003 f967 	bl	80035c0 <_dbg_check_lock>
#endif
                bl      chSchDoReschedule
 80002f2:	f003 f925 	bl	8003540 <chSchDoReschedule>
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_unlock
 80002f6:	f003 f953 	bl	80035a0 <_dbg_check_unlock>
#endif
#if CH_DBG_STATISTICS
                bl      _stats_stop_measure_crit_thd
 80002fa:	f003 f911 	bl	8003520 <_stats_stop_measure_crit_thd>

080002fe <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80002fe:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000300:	e7fe      	b.n	8000300 <_port_exit_from_isr+0x2>
	...

08000304 <__aeabi_drsub>:
 8000304:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000308:	e002      	b.n	8000310 <__adddf3>
 800030a:	bf00      	nop

0800030c <__aeabi_dsub>:
 800030c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000310 <__adddf3>:
 8000310:	b530      	push	{r4, r5, lr}
 8000312:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000316:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800031a:	ea94 0f05 	teq	r4, r5
 800031e:	bf08      	it	eq
 8000320:	ea90 0f02 	teqeq	r0, r2
 8000324:	bf1f      	itttt	ne
 8000326:	ea54 0c00 	orrsne.w	ip, r4, r0
 800032a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800032e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000332:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000336:	f000 80e2 	beq.w	80004fe <__adddf3+0x1ee>
 800033a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800033e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000342:	bfb8      	it	lt
 8000344:	426d      	neglt	r5, r5
 8000346:	dd0c      	ble.n	8000362 <__adddf3+0x52>
 8000348:	442c      	add	r4, r5
 800034a:	ea80 0202 	eor.w	r2, r0, r2
 800034e:	ea81 0303 	eor.w	r3, r1, r3
 8000352:	ea82 0000 	eor.w	r0, r2, r0
 8000356:	ea83 0101 	eor.w	r1, r3, r1
 800035a:	ea80 0202 	eor.w	r2, r0, r2
 800035e:	ea81 0303 	eor.w	r3, r1, r3
 8000362:	2d36      	cmp	r5, #54	; 0x36
 8000364:	bf88      	it	hi
 8000366:	bd30      	pophi	{r4, r5, pc}
 8000368:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800036c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000370:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000374:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x70>
 800037a:	4240      	negs	r0, r0
 800037c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000380:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000384:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000388:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800038c:	d002      	beq.n	8000394 <__adddf3+0x84>
 800038e:	4252      	negs	r2, r2
 8000390:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000394:	ea94 0f05 	teq	r4, r5
 8000398:	f000 80a7 	beq.w	80004ea <__adddf3+0x1da>
 800039c:	f1a4 0401 	sub.w	r4, r4, #1
 80003a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80003a4:	db0d      	blt.n	80003c2 <__adddf3+0xb2>
 80003a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003aa:	fa22 f205 	lsr.w	r2, r2, r5
 80003ae:	1880      	adds	r0, r0, r2
 80003b0:	f141 0100 	adc.w	r1, r1, #0
 80003b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80003b8:	1880      	adds	r0, r0, r2
 80003ba:	fa43 f305 	asr.w	r3, r3, r5
 80003be:	4159      	adcs	r1, r3
 80003c0:	e00e      	b.n	80003e0 <__adddf3+0xd0>
 80003c2:	f1a5 0520 	sub.w	r5, r5, #32
 80003c6:	f10e 0e20 	add.w	lr, lr, #32
 80003ca:	2a01      	cmp	r2, #1
 80003cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003d0:	bf28      	it	cs
 80003d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003d6:	fa43 f305 	asr.w	r3, r3, r5
 80003da:	18c0      	adds	r0, r0, r3
 80003dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003e4:	d507      	bpl.n	80003f6 <__adddf3+0xe6>
 80003e6:	f04f 0e00 	mov.w	lr, #0
 80003ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003fa:	d31b      	bcc.n	8000434 <__adddf3+0x124>
 80003fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000400:	d30c      	bcc.n	800041c <__adddf3+0x10c>
 8000402:	0849      	lsrs	r1, r1, #1
 8000404:	ea5f 0030 	movs.w	r0, r0, rrx
 8000408:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800040c:	f104 0401 	add.w	r4, r4, #1
 8000410:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000414:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000418:	f080 809a 	bcs.w	8000550 <__adddf3+0x240>
 800041c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000420:	bf08      	it	eq
 8000422:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000426:	f150 0000 	adcs.w	r0, r0, #0
 800042a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800042e:	ea41 0105 	orr.w	r1, r1, r5
 8000432:	bd30      	pop	{r4, r5, pc}
 8000434:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000438:	4140      	adcs	r0, r0
 800043a:	eb41 0101 	adc.w	r1, r1, r1
 800043e:	3c01      	subs	r4, #1
 8000440:	bf28      	it	cs
 8000442:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000446:	d2e9      	bcs.n	800041c <__adddf3+0x10c>
 8000448:	f091 0f00 	teq	r1, #0
 800044c:	bf04      	itt	eq
 800044e:	4601      	moveq	r1, r0
 8000450:	2000      	moveq	r0, #0
 8000452:	fab1 f381 	clz	r3, r1
 8000456:	bf08      	it	eq
 8000458:	3320      	addeq	r3, #32
 800045a:	f1a3 030b 	sub.w	r3, r3, #11
 800045e:	f1b3 0220 	subs.w	r2, r3, #32
 8000462:	da0c      	bge.n	800047e <__adddf3+0x16e>
 8000464:	320c      	adds	r2, #12
 8000466:	dd08      	ble.n	800047a <__adddf3+0x16a>
 8000468:	f102 0c14 	add.w	ip, r2, #20
 800046c:	f1c2 020c 	rsb	r2, r2, #12
 8000470:	fa01 f00c 	lsl.w	r0, r1, ip
 8000474:	fa21 f102 	lsr.w	r1, r1, r2
 8000478:	e00c      	b.n	8000494 <__adddf3+0x184>
 800047a:	f102 0214 	add.w	r2, r2, #20
 800047e:	bfd8      	it	le
 8000480:	f1c2 0c20 	rsble	ip, r2, #32
 8000484:	fa01 f102 	lsl.w	r1, r1, r2
 8000488:	fa20 fc0c 	lsr.w	ip, r0, ip
 800048c:	bfdc      	itt	le
 800048e:	ea41 010c 	orrle.w	r1, r1, ip
 8000492:	4090      	lslle	r0, r2
 8000494:	1ae4      	subs	r4, r4, r3
 8000496:	bfa2      	ittt	ge
 8000498:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800049c:	4329      	orrge	r1, r5
 800049e:	bd30      	popge	{r4, r5, pc}
 80004a0:	ea6f 0404 	mvn.w	r4, r4
 80004a4:	3c1f      	subs	r4, #31
 80004a6:	da1c      	bge.n	80004e2 <__adddf3+0x1d2>
 80004a8:	340c      	adds	r4, #12
 80004aa:	dc0e      	bgt.n	80004ca <__adddf3+0x1ba>
 80004ac:	f104 0414 	add.w	r4, r4, #20
 80004b0:	f1c4 0220 	rsb	r2, r4, #32
 80004b4:	fa20 f004 	lsr.w	r0, r0, r4
 80004b8:	fa01 f302 	lsl.w	r3, r1, r2
 80004bc:	ea40 0003 	orr.w	r0, r0, r3
 80004c0:	fa21 f304 	lsr.w	r3, r1, r4
 80004c4:	ea45 0103 	orr.w	r1, r5, r3
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	f1c4 040c 	rsb	r4, r4, #12
 80004ce:	f1c4 0220 	rsb	r2, r4, #32
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 f304 	lsl.w	r3, r1, r4
 80004da:	ea40 0003 	orr.w	r0, r0, r3
 80004de:	4629      	mov	r1, r5
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	fa21 f004 	lsr.w	r0, r1, r4
 80004e6:	4629      	mov	r1, r5
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	f094 0f00 	teq	r4, #0
 80004ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004f2:	bf06      	itte	eq
 80004f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004f8:	3401      	addeq	r4, #1
 80004fa:	3d01      	subne	r5, #1
 80004fc:	e74e      	b.n	800039c <__adddf3+0x8c>
 80004fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000502:	bf18      	it	ne
 8000504:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000508:	d029      	beq.n	800055e <__adddf3+0x24e>
 800050a:	ea94 0f05 	teq	r4, r5
 800050e:	bf08      	it	eq
 8000510:	ea90 0f02 	teqeq	r0, r2
 8000514:	d005      	beq.n	8000522 <__adddf3+0x212>
 8000516:	ea54 0c00 	orrs.w	ip, r4, r0
 800051a:	bf04      	itt	eq
 800051c:	4619      	moveq	r1, r3
 800051e:	4610      	moveq	r0, r2
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea91 0f03 	teq	r1, r3
 8000526:	bf1e      	ittt	ne
 8000528:	2100      	movne	r1, #0
 800052a:	2000      	movne	r0, #0
 800052c:	bd30      	popne	{r4, r5, pc}
 800052e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000532:	d105      	bne.n	8000540 <__adddf3+0x230>
 8000534:	0040      	lsls	r0, r0, #1
 8000536:	4149      	adcs	r1, r1
 8000538:	bf28      	it	cs
 800053a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800053e:	bd30      	pop	{r4, r5, pc}
 8000540:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000544:	bf3c      	itt	cc
 8000546:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800054a:	bd30      	popcc	{r4, r5, pc}
 800054c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000550:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000554:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000558:	f04f 0000 	mov.w	r0, #0
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000562:	bf1a      	itte	ne
 8000564:	4619      	movne	r1, r3
 8000566:	4610      	movne	r0, r2
 8000568:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800056c:	bf1c      	itt	ne
 800056e:	460b      	movne	r3, r1
 8000570:	4602      	movne	r2, r0
 8000572:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000576:	bf06      	itte	eq
 8000578:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800057c:	ea91 0f03 	teqeq	r1, r3
 8000580:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	bf00      	nop

08000588 <__aeabi_ui2d>:
 8000588:	f090 0f00 	teq	r0, #0
 800058c:	bf04      	itt	eq
 800058e:	2100      	moveq	r1, #0
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000598:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800059c:	f04f 0500 	mov.w	r5, #0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e750      	b.n	8000448 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_i2d>:
 80005a8:	f090 0f00 	teq	r0, #0
 80005ac:	bf04      	itt	eq
 80005ae:	2100      	moveq	r1, #0
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005c0:	bf48      	it	mi
 80005c2:	4240      	negmi	r0, r0
 80005c4:	f04f 0100 	mov.w	r1, #0
 80005c8:	e73e      	b.n	8000448 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_f2d>:
 80005cc:	0042      	lsls	r2, r0, #1
 80005ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80005d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005da:	bf1f      	itttt	ne
 80005dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005e8:	4770      	bxne	lr
 80005ea:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ee:	bf08      	it	eq
 80005f0:	4770      	bxeq	lr
 80005f2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005f6:	bf04      	itt	eq
 80005f8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000604:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	e71c      	b.n	8000448 <__adddf3+0x138>
 800060e:	bf00      	nop

08000610 <__aeabi_ul2d>:
 8000610:	ea50 0201 	orrs.w	r2, r0, r1
 8000614:	bf08      	it	eq
 8000616:	4770      	bxeq	lr
 8000618:	b530      	push	{r4, r5, lr}
 800061a:	f04f 0500 	mov.w	r5, #0
 800061e:	e00a      	b.n	8000636 <__aeabi_l2d+0x16>

08000620 <__aeabi_l2d>:
 8000620:	ea50 0201 	orrs.w	r2, r0, r1
 8000624:	bf08      	it	eq
 8000626:	4770      	bxeq	lr
 8000628:	b530      	push	{r4, r5, lr}
 800062a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800062e:	d502      	bpl.n	8000636 <__aeabi_l2d+0x16>
 8000630:	4240      	negs	r0, r0
 8000632:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000636:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800063a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000642:	f43f aed8 	beq.w	80003f6 <__adddf3+0xe6>
 8000646:	f04f 0203 	mov.w	r2, #3
 800064a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800064e:	bf18      	it	ne
 8000650:	3203      	addne	r2, #3
 8000652:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000656:	bf18      	it	ne
 8000658:	3203      	addne	r2, #3
 800065a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800065e:	f1c2 0320 	rsb	r3, r2, #32
 8000662:	fa00 fc03 	lsl.w	ip, r0, r3
 8000666:	fa20 f002 	lsr.w	r0, r0, r2
 800066a:	fa01 fe03 	lsl.w	lr, r1, r3
 800066e:	ea40 000e 	orr.w	r0, r0, lr
 8000672:	fa21 f102 	lsr.w	r1, r1, r2
 8000676:	4414      	add	r4, r2
 8000678:	e6bd      	b.n	80003f6 <__adddf3+0xe6>
 800067a:	bf00      	nop

0800067c <__aeabi_dmul>:
 800067c:	b570      	push	{r4, r5, r6, lr}
 800067e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000682:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000686:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800068a:	bf1d      	ittte	ne
 800068c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000690:	ea94 0f0c 	teqne	r4, ip
 8000694:	ea95 0f0c 	teqne	r5, ip
 8000698:	f000 f8de 	bleq	8000858 <__aeabi_dmul+0x1dc>
 800069c:	442c      	add	r4, r5
 800069e:	ea81 0603 	eor.w	r6, r1, r3
 80006a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ae:	bf18      	it	ne
 80006b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006bc:	d038      	beq.n	8000730 <__aeabi_dmul+0xb4>
 80006be:	fba0 ce02 	umull	ip, lr, r0, r2
 80006c2:	f04f 0500 	mov.w	r5, #0
 80006c6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ce:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006d2:	f04f 0600 	mov.w	r6, #0
 80006d6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006da:	f09c 0f00 	teq	ip, #0
 80006de:	bf18      	it	ne
 80006e0:	f04e 0e01 	orrne.w	lr, lr, #1
 80006e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006f0:	d204      	bcs.n	80006fc <__aeabi_dmul+0x80>
 80006f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006f6:	416d      	adcs	r5, r5
 80006f8:	eb46 0606 	adc.w	r6, r6, r6
 80006fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000700:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000704:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000708:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800070c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000710:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000714:	bf88      	it	hi
 8000716:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800071a:	d81e      	bhi.n	800075a <__aeabi_dmul+0xde>
 800071c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000720:	bf08      	it	eq
 8000722:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000726:	f150 0000 	adcs.w	r0, r0, #0
 800072a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000734:	ea46 0101 	orr.w	r1, r6, r1
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000744:	bfc2      	ittt	gt
 8000746:	ebd4 050c 	rsbsgt	r5, r4, ip
 800074a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800074e:	bd70      	popgt	{r4, r5, r6, pc}
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000754:	f04f 0e00 	mov.w	lr, #0
 8000758:	3c01      	subs	r4, #1
 800075a:	f300 80ab 	bgt.w	80008b4 <__aeabi_dmul+0x238>
 800075e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000762:	bfde      	ittt	le
 8000764:	2000      	movle	r0, #0
 8000766:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800076a:	bd70      	pople	{r4, r5, r6, pc}
 800076c:	f1c4 0400 	rsb	r4, r4, #0
 8000770:	3c20      	subs	r4, #32
 8000772:	da35      	bge.n	80007e0 <__aeabi_dmul+0x164>
 8000774:	340c      	adds	r4, #12
 8000776:	dc1b      	bgt.n	80007b0 <__aeabi_dmul+0x134>
 8000778:	f104 0414 	add.w	r4, r4, #20
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f305 	lsl.w	r3, r0, r5
 8000784:	fa20 f004 	lsr.w	r0, r0, r4
 8000788:	fa01 f205 	lsl.w	r2, r1, r5
 800078c:	ea40 0002 	orr.w	r0, r0, r2
 8000790:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000794:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	fa21 f604 	lsr.w	r6, r1, r4
 80007a0:	eb42 0106 	adc.w	r1, r2, r6
 80007a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a8:	bf08      	it	eq
 80007aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ae:	bd70      	pop	{r4, r5, r6, pc}
 80007b0:	f1c4 040c 	rsb	r4, r4, #12
 80007b4:	f1c4 0520 	rsb	r5, r4, #32
 80007b8:	fa00 f304 	lsl.w	r3, r0, r4
 80007bc:	fa20 f005 	lsr.w	r0, r0, r5
 80007c0:	fa01 f204 	lsl.w	r2, r1, r4
 80007c4:	ea40 0002 	orr.w	r0, r0, r2
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d0:	f141 0100 	adc.w	r1, r1, #0
 80007d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d8:	bf08      	it	eq
 80007da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007de:	bd70      	pop	{r4, r5, r6, pc}
 80007e0:	f1c4 0520 	rsb	r5, r4, #32
 80007e4:	fa00 f205 	lsl.w	r2, r0, r5
 80007e8:	ea4e 0e02 	orr.w	lr, lr, r2
 80007ec:	fa20 f304 	lsr.w	r3, r0, r4
 80007f0:	fa01 f205 	lsl.w	r2, r1, r5
 80007f4:	ea43 0302 	orr.w	r3, r3, r2
 80007f8:	fa21 f004 	lsr.w	r0, r1, r4
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	fa21 f204 	lsr.w	r2, r1, r4
 8000804:	ea20 0002 	bic.w	r0, r0, r2
 8000808:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800080c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000810:	bf08      	it	eq
 8000812:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000816:	bd70      	pop	{r4, r5, r6, pc}
 8000818:	f094 0f00 	teq	r4, #0
 800081c:	d10f      	bne.n	800083e <__aeabi_dmul+0x1c2>
 800081e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000822:	0040      	lsls	r0, r0, #1
 8000824:	eb41 0101 	adc.w	r1, r1, r1
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf08      	it	eq
 800082e:	3c01      	subeq	r4, #1
 8000830:	d0f7      	beq.n	8000822 <__aeabi_dmul+0x1a6>
 8000832:	ea41 0106 	orr.w	r1, r1, r6
 8000836:	f095 0f00 	teq	r5, #0
 800083a:	bf18      	it	ne
 800083c:	4770      	bxne	lr
 800083e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000842:	0052      	lsls	r2, r2, #1
 8000844:	eb43 0303 	adc.w	r3, r3, r3
 8000848:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800084c:	bf08      	it	eq
 800084e:	3d01      	subeq	r5, #1
 8000850:	d0f7      	beq.n	8000842 <__aeabi_dmul+0x1c6>
 8000852:	ea43 0306 	orr.w	r3, r3, r6
 8000856:	4770      	bx	lr
 8000858:	ea94 0f0c 	teq	r4, ip
 800085c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000860:	bf18      	it	ne
 8000862:	ea95 0f0c 	teqne	r5, ip
 8000866:	d00c      	beq.n	8000882 <__aeabi_dmul+0x206>
 8000868:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800086c:	bf18      	it	ne
 800086e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000872:	d1d1      	bne.n	8000818 <__aeabi_dmul+0x19c>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000886:	bf06      	itte	eq
 8000888:	4610      	moveq	r0, r2
 800088a:	4619      	moveq	r1, r3
 800088c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000890:	d019      	beq.n	80008c6 <__aeabi_dmul+0x24a>
 8000892:	ea94 0f0c 	teq	r4, ip
 8000896:	d102      	bne.n	800089e <__aeabi_dmul+0x222>
 8000898:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800089c:	d113      	bne.n	80008c6 <__aeabi_dmul+0x24a>
 800089e:	ea95 0f0c 	teq	r5, ip
 80008a2:	d105      	bne.n	80008b0 <__aeabi_dmul+0x234>
 80008a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008a8:	bf1c      	itt	ne
 80008aa:	4610      	movne	r0, r2
 80008ac:	4619      	movne	r1, r3
 80008ae:	d10a      	bne.n	80008c6 <__aeabi_dmul+0x24a>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008c0:	f04f 0000 	mov.w	r0, #0
 80008c4:	bd70      	pop	{r4, r5, r6, pc}
 80008c6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ce:	bd70      	pop	{r4, r5, r6, pc}

080008d0 <__aeabi_ddiv>:
 80008d0:	b570      	push	{r4, r5, r6, lr}
 80008d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008de:	bf1d      	ittte	ne
 80008e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008e4:	ea94 0f0c 	teqne	r4, ip
 80008e8:	ea95 0f0c 	teqne	r5, ip
 80008ec:	f000 f8a7 	bleq	8000a3e <__aeabi_ddiv+0x16e>
 80008f0:	eba4 0405 	sub.w	r4, r4, r5
 80008f4:	ea81 0e03 	eor.w	lr, r1, r3
 80008f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000900:	f000 8088 	beq.w	8000a14 <__aeabi_ddiv+0x144>
 8000904:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000908:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800090c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000910:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000914:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000918:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800091c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000920:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000924:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000928:	429d      	cmp	r5, r3
 800092a:	bf08      	it	eq
 800092c:	4296      	cmpeq	r6, r2
 800092e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000932:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000936:	d202      	bcs.n	800093e <__aeabi_ddiv+0x6e>
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	1ab6      	subs	r6, r6, r2
 8000940:	eb65 0503 	sbc.w	r5, r5, r3
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800094e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000952:	ebb6 0e02 	subs.w	lr, r6, r2
 8000956:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095a:	bf22      	ittt	cs
 800095c:	1ab6      	subcs	r6, r6, r2
 800095e:	4675      	movcs	r5, lr
 8000960:	ea40 000c 	orrcs.w	r0, r0, ip
 8000964:	085b      	lsrs	r3, r3, #1
 8000966:	ea4f 0232 	mov.w	r2, r2, rrx
 800096a:	ebb6 0e02 	subs.w	lr, r6, r2
 800096e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000972:	bf22      	ittt	cs
 8000974:	1ab6      	subcs	r6, r6, r2
 8000976:	4675      	movcs	r5, lr
 8000978:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800097c:	085b      	lsrs	r3, r3, #1
 800097e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000982:	ebb6 0e02 	subs.w	lr, r6, r2
 8000986:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098a:	bf22      	ittt	cs
 800098c:	1ab6      	subcs	r6, r6, r2
 800098e:	4675      	movcs	r5, lr
 8000990:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	ebb6 0e02 	subs.w	lr, r6, r2
 800099e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a2:	bf22      	ittt	cs
 80009a4:	1ab6      	subcs	r6, r6, r2
 80009a6:	4675      	movcs	r5, lr
 80009a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009ac:	ea55 0e06 	orrs.w	lr, r5, r6
 80009b0:	d018      	beq.n	80009e4 <__aeabi_ddiv+0x114>
 80009b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ce:	d1c0      	bne.n	8000952 <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	d10b      	bne.n	80009ee <__aeabi_ddiv+0x11e>
 80009d6:	ea41 0100 	orr.w	r1, r1, r0
 80009da:	f04f 0000 	mov.w	r0, #0
 80009de:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009e2:	e7b6      	b.n	8000952 <__aeabi_ddiv+0x82>
 80009e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009e8:	bf04      	itt	eq
 80009ea:	4301      	orreq	r1, r0
 80009ec:	2000      	moveq	r0, #0
 80009ee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009f2:	bf88      	it	hi
 80009f4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009f8:	f63f aeaf 	bhi.w	800075a <__aeabi_dmul+0xde>
 80009fc:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a00:	bf04      	itt	eq
 8000a02:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a06:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a0a:	f150 0000 	adcs.w	r0, r0, #0
 8000a0e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a12:	bd70      	pop	{r4, r5, r6, pc}
 8000a14:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a18:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a1c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a20:	bfc2      	ittt	gt
 8000a22:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a26:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a2a:	bd70      	popgt	{r4, r5, r6, pc}
 8000a2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a30:	f04f 0e00 	mov.w	lr, #0
 8000a34:	3c01      	subs	r4, #1
 8000a36:	e690      	b.n	800075a <__aeabi_dmul+0xde>
 8000a38:	ea45 0e06 	orr.w	lr, r5, r6
 8000a3c:	e68d      	b.n	800075a <__aeabi_dmul+0xde>
 8000a3e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a42:	ea94 0f0c 	teq	r4, ip
 8000a46:	bf08      	it	eq
 8000a48:	ea95 0f0c 	teqeq	r5, ip
 8000a4c:	f43f af3b 	beq.w	80008c6 <__aeabi_dmul+0x24a>
 8000a50:	ea94 0f0c 	teq	r4, ip
 8000a54:	d10a      	bne.n	8000a6c <__aeabi_ddiv+0x19c>
 8000a56:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a5a:	f47f af34 	bne.w	80008c6 <__aeabi_dmul+0x24a>
 8000a5e:	ea95 0f0c 	teq	r5, ip
 8000a62:	f47f af25 	bne.w	80008b0 <__aeabi_dmul+0x234>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e72c      	b.n	80008c6 <__aeabi_dmul+0x24a>
 8000a6c:	ea95 0f0c 	teq	r5, ip
 8000a70:	d106      	bne.n	8000a80 <__aeabi_ddiv+0x1b0>
 8000a72:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a76:	f43f aefd 	beq.w	8000874 <__aeabi_dmul+0x1f8>
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	e722      	b.n	80008c6 <__aeabi_dmul+0x24a>
 8000a80:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a84:	bf18      	it	ne
 8000a86:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a8a:	f47f aec5 	bne.w	8000818 <__aeabi_dmul+0x19c>
 8000a8e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a92:	f47f af0d 	bne.w	80008b0 <__aeabi_dmul+0x234>
 8000a96:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a9a:	f47f aeeb 	bne.w	8000874 <__aeabi_dmul+0x1f8>
 8000a9e:	e712      	b.n	80008c6 <__aeabi_dmul+0x24a>

08000aa0 <__gedf2>:
 8000aa0:	f04f 3cff 	mov.w	ip, #4294967295
 8000aa4:	e006      	b.n	8000ab4 <__cmpdf2+0x4>
 8000aa6:	bf00      	nop

08000aa8 <__ledf2>:
 8000aa8:	f04f 0c01 	mov.w	ip, #1
 8000aac:	e002      	b.n	8000ab4 <__cmpdf2+0x4>
 8000aae:	bf00      	nop

08000ab0 <__cmpdf2>:
 8000ab0:	f04f 0c01 	mov.w	ip, #1
 8000ab4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	bf18      	it	ne
 8000ac6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aca:	d01b      	beq.n	8000b04 <__cmpdf2+0x54>
 8000acc:	b001      	add	sp, #4
 8000ace:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ad2:	bf0c      	ite	eq
 8000ad4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ad8:	ea91 0f03 	teqne	r1, r3
 8000adc:	bf02      	ittt	eq
 8000ade:	ea90 0f02 	teqeq	r0, r2
 8000ae2:	2000      	moveq	r0, #0
 8000ae4:	4770      	bxeq	lr
 8000ae6:	f110 0f00 	cmn.w	r0, #0
 8000aea:	ea91 0f03 	teq	r1, r3
 8000aee:	bf58      	it	pl
 8000af0:	4299      	cmppl	r1, r3
 8000af2:	bf08      	it	eq
 8000af4:	4290      	cmpeq	r0, r2
 8000af6:	bf2c      	ite	cs
 8000af8:	17d8      	asrcs	r0, r3, #31
 8000afa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000afe:	f040 0001 	orr.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__cmpdf2+0x64>
 8000b0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b12:	d107      	bne.n	8000b24 <__cmpdf2+0x74>
 8000b14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	d1d6      	bne.n	8000acc <__cmpdf2+0x1c>
 8000b1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b22:	d0d3      	beq.n	8000acc <__cmpdf2+0x1c>
 8000b24:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_cdrcmple>:
 8000b2c:	4684      	mov	ip, r0
 8000b2e:	4610      	mov	r0, r2
 8000b30:	4662      	mov	r2, ip
 8000b32:	468c      	mov	ip, r1
 8000b34:	4619      	mov	r1, r3
 8000b36:	4663      	mov	r3, ip
 8000b38:	e000      	b.n	8000b3c <__aeabi_cdcmpeq>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_cdcmpeq>:
 8000b3c:	b501      	push	{r0, lr}
 8000b3e:	f7ff ffb7 	bl	8000ab0 <__cmpdf2>
 8000b42:	2800      	cmp	r0, #0
 8000b44:	bf48      	it	mi
 8000b46:	f110 0f00 	cmnmi.w	r0, #0
 8000b4a:	bd01      	pop	{r0, pc}

08000b4c <__aeabi_dcmpeq>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff fff4 	bl	8000b3c <__aeabi_cdcmpeq>
 8000b54:	bf0c      	ite	eq
 8000b56:	2001      	moveq	r0, #1
 8000b58:	2000      	movne	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmplt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffea 	bl	8000b3c <__aeabi_cdcmpeq>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmple>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffe0 	bl	8000b3c <__aeabi_cdcmpeq>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpge>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffce 	bl	8000b2c <__aeabi_cdrcmple>
 8000b90:	bf94      	ite	ls
 8000b92:	2001      	movls	r0, #1
 8000b94:	2000      	movhi	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpgt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffc4 	bl	8000b2c <__aeabi_cdrcmple>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmpun>:
 8000bb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d102      	bne.n	8000bc0 <__aeabi_dcmpun+0x10>
 8000bba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bbe:	d10a      	bne.n	8000bd6 <__aeabi_dcmpun+0x26>
 8000bc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bc8:	d102      	bne.n	8000bd0 <__aeabi_dcmpun+0x20>
 8000bca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bce:	d102      	bne.n	8000bd6 <__aeabi_dcmpun+0x26>
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	f04f 0001 	mov.w	r0, #1
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_d2iz>:
 8000bdc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be4:	d215      	bcs.n	8000c12 <__aeabi_d2iz+0x36>
 8000be6:	d511      	bpl.n	8000c0c <__aeabi_d2iz+0x30>
 8000be8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf0:	d912      	bls.n	8000c18 <__aeabi_d2iz+0x3c>
 8000bf2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c02:	fa23 f002 	lsr.w	r0, r3, r2
 8000c06:	bf18      	it	ne
 8000c08:	4240      	negne	r0, r0
 8000c0a:	4770      	bx	lr
 8000c0c:	f04f 0000 	mov.w	r0, #0
 8000c10:	4770      	bx	lr
 8000c12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c16:	d105      	bne.n	8000c24 <__aeabi_d2iz+0x48>
 8000c18:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c1c:	bf08      	it	eq
 8000c1e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c22:	4770      	bx	lr
 8000c24:	f04f 0000 	mov.w	r0, #0
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_d2f>:
 8000c2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c34:	bf24      	itt	cs
 8000c36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3e:	d90d      	bls.n	8000c5c <__aeabi_d2f+0x30>
 8000c40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c54:	bf08      	it	eq
 8000c56:	f020 0001 	biceq.w	r0, r0, #1
 8000c5a:	4770      	bx	lr
 8000c5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c60:	d121      	bne.n	8000ca6 <__aeabi_d2f+0x7a>
 8000c62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c66:	bfbc      	itt	lt
 8000c68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	4770      	bxlt	lr
 8000c6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c76:	f1c2 0218 	rsb	r2, r2, #24
 8000c7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c82:	fa20 f002 	lsr.w	r0, r0, r2
 8000c86:	bf18      	it	ne
 8000c88:	f040 0001 	orrne.w	r0, r0, #1
 8000c8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c98:	ea40 000c 	orr.w	r0, r0, ip
 8000c9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca4:	e7cc      	b.n	8000c40 <__aeabi_d2f+0x14>
 8000ca6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000caa:	d107      	bne.n	8000cbc <__aeabi_d2f+0x90>
 8000cac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb0:	bf1e      	ittt	ne
 8000cb2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cba:	4770      	bxne	lr
 8000cbc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cc0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop

08000ccc <__aeabi_frsub>:
 8000ccc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	e002      	b.n	8000cd8 <__addsf3>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_fsub>:
 8000cd4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cd8 <__addsf3>:
 8000cd8:	0042      	lsls	r2, r0, #1
 8000cda:	bf1f      	itttt	ne
 8000cdc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce0:	ea92 0f03 	teqne	r2, r3
 8000ce4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ce8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cec:	d06a      	beq.n	8000dc4 <__addsf3+0xec>
 8000cee:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cf2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cf6:	bfc1      	itttt	gt
 8000cf8:	18d2      	addgt	r2, r2, r3
 8000cfa:	4041      	eorgt	r1, r0
 8000cfc:	4048      	eorgt	r0, r1
 8000cfe:	4041      	eorgt	r1, r0
 8000d00:	bfb8      	it	lt
 8000d02:	425b      	neglt	r3, r3
 8000d04:	2b19      	cmp	r3, #25
 8000d06:	bf88      	it	hi
 8000d08:	4770      	bxhi	lr
 8000d0a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d12:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d16:	bf18      	it	ne
 8000d18:	4240      	negne	r0, r0
 8000d1a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d1e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d22:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d26:	bf18      	it	ne
 8000d28:	4249      	negne	r1, r1
 8000d2a:	ea92 0f03 	teq	r2, r3
 8000d2e:	d03f      	beq.n	8000db0 <__addsf3+0xd8>
 8000d30:	f1a2 0201 	sub.w	r2, r2, #1
 8000d34:	fa41 fc03 	asr.w	ip, r1, r3
 8000d38:	eb10 000c 	adds.w	r0, r0, ip
 8000d3c:	f1c3 0320 	rsb	r3, r3, #32
 8000d40:	fa01 f103 	lsl.w	r1, r1, r3
 8000d44:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d48:	d502      	bpl.n	8000d50 <__addsf3+0x78>
 8000d4a:	4249      	negs	r1, r1
 8000d4c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d50:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d54:	d313      	bcc.n	8000d7e <__addsf3+0xa6>
 8000d56:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d5a:	d306      	bcc.n	8000d6a <__addsf3+0x92>
 8000d5c:	0840      	lsrs	r0, r0, #1
 8000d5e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d62:	f102 0201 	add.w	r2, r2, #1
 8000d66:	2afe      	cmp	r2, #254	; 0xfe
 8000d68:	d251      	bcs.n	8000e0e <__addsf3+0x136>
 8000d6a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d6e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d72:	bf08      	it	eq
 8000d74:	f020 0001 	biceq.w	r0, r0, #1
 8000d78:	ea40 0003 	orr.w	r0, r0, r3
 8000d7c:	4770      	bx	lr
 8000d7e:	0049      	lsls	r1, r1, #1
 8000d80:	eb40 0000 	adc.w	r0, r0, r0
 8000d84:	3a01      	subs	r2, #1
 8000d86:	bf28      	it	cs
 8000d88:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d8c:	d2ed      	bcs.n	8000d6a <__addsf3+0x92>
 8000d8e:	fab0 fc80 	clz	ip, r0
 8000d92:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d96:	ebb2 020c 	subs.w	r2, r2, ip
 8000d9a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d9e:	bfaa      	itet	ge
 8000da0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da4:	4252      	neglt	r2, r2
 8000da6:	4318      	orrge	r0, r3
 8000da8:	bfbc      	itt	lt
 8000daa:	40d0      	lsrlt	r0, r2
 8000dac:	4318      	orrlt	r0, r3
 8000dae:	4770      	bx	lr
 8000db0:	f092 0f00 	teq	r2, #0
 8000db4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000db8:	bf06      	itte	eq
 8000dba:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000dbe:	3201      	addeq	r2, #1
 8000dc0:	3b01      	subne	r3, #1
 8000dc2:	e7b5      	b.n	8000d30 <__addsf3+0x58>
 8000dc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dcc:	bf18      	it	ne
 8000dce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dd2:	d021      	beq.n	8000e18 <__addsf3+0x140>
 8000dd4:	ea92 0f03 	teq	r2, r3
 8000dd8:	d004      	beq.n	8000de4 <__addsf3+0x10c>
 8000dda:	f092 0f00 	teq	r2, #0
 8000dde:	bf08      	it	eq
 8000de0:	4608      	moveq	r0, r1
 8000de2:	4770      	bx	lr
 8000de4:	ea90 0f01 	teq	r0, r1
 8000de8:	bf1c      	itt	ne
 8000dea:	2000      	movne	r0, #0
 8000dec:	4770      	bxne	lr
 8000dee:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000df2:	d104      	bne.n	8000dfe <__addsf3+0x126>
 8000df4:	0040      	lsls	r0, r0, #1
 8000df6:	bf28      	it	cs
 8000df8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dfc:	4770      	bx	lr
 8000dfe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000e02:	bf3c      	itt	cc
 8000e04:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000e08:	4770      	bxcc	lr
 8000e0a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e0e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000e12:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e16:	4770      	bx	lr
 8000e18:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e1c:	bf16      	itet	ne
 8000e1e:	4608      	movne	r0, r1
 8000e20:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e24:	4601      	movne	r1, r0
 8000e26:	0242      	lsls	r2, r0, #9
 8000e28:	bf06      	itte	eq
 8000e2a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e2e:	ea90 0f01 	teqeq	r0, r1
 8000e32:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e36:	4770      	bx	lr

08000e38 <__aeabi_ui2f>:
 8000e38:	f04f 0300 	mov.w	r3, #0
 8000e3c:	e004      	b.n	8000e48 <__aeabi_i2f+0x8>
 8000e3e:	bf00      	nop

08000e40 <__aeabi_i2f>:
 8000e40:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e44:	bf48      	it	mi
 8000e46:	4240      	negmi	r0, r0
 8000e48:	ea5f 0c00 	movs.w	ip, r0
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e54:	4601      	mov	r1, r0
 8000e56:	f04f 0000 	mov.w	r0, #0
 8000e5a:	e01c      	b.n	8000e96 <__aeabi_l2f+0x2a>

08000e5c <__aeabi_ul2f>:
 8000e5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000e60:	bf08      	it	eq
 8000e62:	4770      	bxeq	lr
 8000e64:	f04f 0300 	mov.w	r3, #0
 8000e68:	e00a      	b.n	8000e80 <__aeabi_l2f+0x14>
 8000e6a:	bf00      	nop

08000e6c <__aeabi_l2f>:
 8000e6c:	ea50 0201 	orrs.w	r2, r0, r1
 8000e70:	bf08      	it	eq
 8000e72:	4770      	bxeq	lr
 8000e74:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e78:	d502      	bpl.n	8000e80 <__aeabi_l2f+0x14>
 8000e7a:	4240      	negs	r0, r0
 8000e7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e80:	ea5f 0c01 	movs.w	ip, r1
 8000e84:	bf02      	ittt	eq
 8000e86:	4684      	moveq	ip, r0
 8000e88:	4601      	moveq	r1, r0
 8000e8a:	2000      	moveq	r0, #0
 8000e8c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e90:	bf08      	it	eq
 8000e92:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e96:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e9a:	fabc f28c 	clz	r2, ip
 8000e9e:	3a08      	subs	r2, #8
 8000ea0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea4:	db10      	blt.n	8000ec8 <__aeabi_l2f+0x5c>
 8000ea6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eaa:	4463      	add	r3, ip
 8000eac:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb0:	f1c2 0220 	rsb	r2, r2, #32
 8000eb4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	eb43 0002 	adc.w	r0, r3, r2
 8000ec0:	bf08      	it	eq
 8000ec2:	f020 0001 	biceq.w	r0, r0, #1
 8000ec6:	4770      	bx	lr
 8000ec8:	f102 0220 	add.w	r2, r2, #32
 8000ecc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed0:	f1c2 0220 	rsb	r2, r2, #32
 8000ed4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ed8:	fa21 f202 	lsr.w	r2, r1, r2
 8000edc:	eb43 0002 	adc.w	r0, r3, r2
 8000ee0:	bf08      	it	eq
 8000ee2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee6:	4770      	bx	lr

08000ee8 <__aeabi_fmul>:
 8000ee8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef0:	bf1e      	ittt	ne
 8000ef2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef6:	ea92 0f0c 	teqne	r2, ip
 8000efa:	ea93 0f0c 	teqne	r3, ip
 8000efe:	d06f      	beq.n	8000fe0 <__aeabi_fmul+0xf8>
 8000f00:	441a      	add	r2, r3
 8000f02:	ea80 0c01 	eor.w	ip, r0, r1
 8000f06:	0240      	lsls	r0, r0, #9
 8000f08:	bf18      	it	ne
 8000f0a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000f0e:	d01e      	beq.n	8000f4e <__aeabi_fmul+0x66>
 8000f10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f14:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000f18:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000f1c:	fba0 3101 	umull	r3, r1, r0, r1
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000f28:	bf3e      	ittt	cc
 8000f2a:	0049      	lslcc	r1, r1, #1
 8000f2c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f30:	005b      	lslcc	r3, r3, #1
 8000f32:	ea40 0001 	orr.w	r0, r0, r1
 8000f36:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f3a:	2afd      	cmp	r2, #253	; 0xfd
 8000f3c:	d81d      	bhi.n	8000f7a <__aeabi_fmul+0x92>
 8000f3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f46:	bf08      	it	eq
 8000f48:	f020 0001 	biceq.w	r0, r0, #1
 8000f4c:	4770      	bx	lr
 8000f4e:	f090 0f00 	teq	r0, #0
 8000f52:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f56:	bf08      	it	eq
 8000f58:	0249      	lsleq	r1, r1, #9
 8000f5a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f5e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f62:	3a7f      	subs	r2, #127	; 0x7f
 8000f64:	bfc2      	ittt	gt
 8000f66:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f6a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6e:	4770      	bxgt	lr
 8000f70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f74:	f04f 0300 	mov.w	r3, #0
 8000f78:	3a01      	subs	r2, #1
 8000f7a:	dc5d      	bgt.n	8001038 <__aeabi_fmul+0x150>
 8000f7c:	f112 0f19 	cmn.w	r2, #25
 8000f80:	bfdc      	itt	le
 8000f82:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f86:	4770      	bxle	lr
 8000f88:	f1c2 0200 	rsb	r2, r2, #0
 8000f8c:	0041      	lsls	r1, r0, #1
 8000f8e:	fa21 f102 	lsr.w	r1, r1, r2
 8000f92:	f1c2 0220 	rsb	r2, r2, #32
 8000f96:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f9a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f9e:	f140 0000 	adc.w	r0, r0, #0
 8000fa2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000fa6:	bf08      	it	eq
 8000fa8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fac:	4770      	bx	lr
 8000fae:	f092 0f00 	teq	r2, #0
 8000fb2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0040      	lsleq	r0, r0, #1
 8000fba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fbe:	3a01      	subeq	r2, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fmul+0xce>
 8000fc2:	ea40 000c 	orr.w	r0, r0, ip
 8000fc6:	f093 0f00 	teq	r3, #0
 8000fca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	bf02      	ittt	eq
 8000fd0:	0049      	lsleq	r1, r1, #1
 8000fd2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fd6:	3b01      	subeq	r3, #1
 8000fd8:	d0f9      	beq.n	8000fce <__aeabi_fmul+0xe6>
 8000fda:	ea41 010c 	orr.w	r1, r1, ip
 8000fde:	e78f      	b.n	8000f00 <__aeabi_fmul+0x18>
 8000fe0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fe4:	ea92 0f0c 	teq	r2, ip
 8000fe8:	bf18      	it	ne
 8000fea:	ea93 0f0c 	teqne	r3, ip
 8000fee:	d00a      	beq.n	8001006 <__aeabi_fmul+0x11e>
 8000ff0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ff4:	bf18      	it	ne
 8000ff6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ffa:	d1d8      	bne.n	8000fae <__aeabi_fmul+0xc6>
 8000ffc:	ea80 0001 	eor.w	r0, r0, r1
 8001000:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001004:	4770      	bx	lr
 8001006:	f090 0f00 	teq	r0, #0
 800100a:	bf17      	itett	ne
 800100c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8001010:	4608      	moveq	r0, r1
 8001012:	f091 0f00 	teqne	r1, #0
 8001016:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800101a:	d014      	beq.n	8001046 <__aeabi_fmul+0x15e>
 800101c:	ea92 0f0c 	teq	r2, ip
 8001020:	d101      	bne.n	8001026 <__aeabi_fmul+0x13e>
 8001022:	0242      	lsls	r2, r0, #9
 8001024:	d10f      	bne.n	8001046 <__aeabi_fmul+0x15e>
 8001026:	ea93 0f0c 	teq	r3, ip
 800102a:	d103      	bne.n	8001034 <__aeabi_fmul+0x14c>
 800102c:	024b      	lsls	r3, r1, #9
 800102e:	bf18      	it	ne
 8001030:	4608      	movne	r0, r1
 8001032:	d108      	bne.n	8001046 <__aeabi_fmul+0x15e>
 8001034:	ea80 0001 	eor.w	r0, r0, r1
 8001038:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800103c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001040:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001044:	4770      	bx	lr
 8001046:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800104a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800104e:	4770      	bx	lr

08001050 <__aeabi_fdiv>:
 8001050:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001054:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001058:	bf1e      	ittt	ne
 800105a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800105e:	ea92 0f0c 	teqne	r2, ip
 8001062:	ea93 0f0c 	teqne	r3, ip
 8001066:	d069      	beq.n	800113c <__aeabi_fdiv+0xec>
 8001068:	eba2 0203 	sub.w	r2, r2, r3
 800106c:	ea80 0c01 	eor.w	ip, r0, r1
 8001070:	0249      	lsls	r1, r1, #9
 8001072:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001076:	d037      	beq.n	80010e8 <__aeabi_fdiv+0x98>
 8001078:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800107c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001080:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001084:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001088:	428b      	cmp	r3, r1
 800108a:	bf38      	it	cc
 800108c:	005b      	lslcc	r3, r3, #1
 800108e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001092:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001096:	428b      	cmp	r3, r1
 8001098:	bf24      	itt	cs
 800109a:	1a5b      	subcs	r3, r3, r1
 800109c:	ea40 000c 	orrcs.w	r0, r0, ip
 80010a0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80010a4:	bf24      	itt	cs
 80010a6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80010aa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80010ae:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80010b2:	bf24      	itt	cs
 80010b4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80010b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80010bc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80010c0:	bf24      	itt	cs
 80010c2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80010c6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	bf18      	it	ne
 80010ce:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80010d2:	d1e0      	bne.n	8001096 <__aeabi_fdiv+0x46>
 80010d4:	2afd      	cmp	r2, #253	; 0xfd
 80010d6:	f63f af50 	bhi.w	8000f7a <__aeabi_fmul+0x92>
 80010da:	428b      	cmp	r3, r1
 80010dc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80010e0:	bf08      	it	eq
 80010e2:	f020 0001 	biceq.w	r0, r0, #1
 80010e6:	4770      	bx	lr
 80010e8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80010ec:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010f0:	327f      	adds	r2, #127	; 0x7f
 80010f2:	bfc2      	ittt	gt
 80010f4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80010f8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010fc:	4770      	bxgt	lr
 80010fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001102:	f04f 0300 	mov.w	r3, #0
 8001106:	3a01      	subs	r2, #1
 8001108:	e737      	b.n	8000f7a <__aeabi_fmul+0x92>
 800110a:	f092 0f00 	teq	r2, #0
 800110e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001112:	bf02      	ittt	eq
 8001114:	0040      	lsleq	r0, r0, #1
 8001116:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800111a:	3a01      	subeq	r2, #1
 800111c:	d0f9      	beq.n	8001112 <__aeabi_fdiv+0xc2>
 800111e:	ea40 000c 	orr.w	r0, r0, ip
 8001122:	f093 0f00 	teq	r3, #0
 8001126:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800112a:	bf02      	ittt	eq
 800112c:	0049      	lsleq	r1, r1, #1
 800112e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001132:	3b01      	subeq	r3, #1
 8001134:	d0f9      	beq.n	800112a <__aeabi_fdiv+0xda>
 8001136:	ea41 010c 	orr.w	r1, r1, ip
 800113a:	e795      	b.n	8001068 <__aeabi_fdiv+0x18>
 800113c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001140:	ea92 0f0c 	teq	r2, ip
 8001144:	d108      	bne.n	8001158 <__aeabi_fdiv+0x108>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	f47f af7d 	bne.w	8001046 <__aeabi_fmul+0x15e>
 800114c:	ea93 0f0c 	teq	r3, ip
 8001150:	f47f af70 	bne.w	8001034 <__aeabi_fmul+0x14c>
 8001154:	4608      	mov	r0, r1
 8001156:	e776      	b.n	8001046 <__aeabi_fmul+0x15e>
 8001158:	ea93 0f0c 	teq	r3, ip
 800115c:	d104      	bne.n	8001168 <__aeabi_fdiv+0x118>
 800115e:	024b      	lsls	r3, r1, #9
 8001160:	f43f af4c 	beq.w	8000ffc <__aeabi_fmul+0x114>
 8001164:	4608      	mov	r0, r1
 8001166:	e76e      	b.n	8001046 <__aeabi_fmul+0x15e>
 8001168:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800116c:	bf18      	it	ne
 800116e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001172:	d1ca      	bne.n	800110a <__aeabi_fdiv+0xba>
 8001174:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001178:	f47f af5c 	bne.w	8001034 <__aeabi_fmul+0x14c>
 800117c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001180:	f47f af3c 	bne.w	8000ffc <__aeabi_fmul+0x114>
 8001184:	e75f      	b.n	8001046 <__aeabi_fmul+0x15e>
 8001186:	bf00      	nop

08001188 <__gesf2>:
 8001188:	f04f 3cff 	mov.w	ip, #4294967295
 800118c:	e006      	b.n	800119c <__cmpsf2+0x4>
 800118e:	bf00      	nop

08001190 <__lesf2>:
 8001190:	f04f 0c01 	mov.w	ip, #1
 8001194:	e002      	b.n	800119c <__cmpsf2+0x4>
 8001196:	bf00      	nop

08001198 <__cmpsf2>:
 8001198:	f04f 0c01 	mov.w	ip, #1
 800119c:	f84d cd04 	str.w	ip, [sp, #-4]!
 80011a0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011a4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011a8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011ac:	bf18      	it	ne
 80011ae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80011b2:	d011      	beq.n	80011d8 <__cmpsf2+0x40>
 80011b4:	b001      	add	sp, #4
 80011b6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80011ba:	bf18      	it	ne
 80011bc:	ea90 0f01 	teqne	r0, r1
 80011c0:	bf58      	it	pl
 80011c2:	ebb2 0003 	subspl.w	r0, r2, r3
 80011c6:	bf88      	it	hi
 80011c8:	17c8      	asrhi	r0, r1, #31
 80011ca:	bf38      	it	cc
 80011cc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80011d0:	bf18      	it	ne
 80011d2:	f040 0001 	orrne.w	r0, r0, #1
 80011d6:	4770      	bx	lr
 80011d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011dc:	d102      	bne.n	80011e4 <__cmpsf2+0x4c>
 80011de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011e2:	d105      	bne.n	80011f0 <__cmpsf2+0x58>
 80011e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80011e8:	d1e4      	bne.n	80011b4 <__cmpsf2+0x1c>
 80011ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80011ee:	d0e1      	beq.n	80011b4 <__cmpsf2+0x1c>
 80011f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop

080011f8 <__aeabi_cfrcmple>:
 80011f8:	4684      	mov	ip, r0
 80011fa:	4608      	mov	r0, r1
 80011fc:	4661      	mov	r1, ip
 80011fe:	e7ff      	b.n	8001200 <__aeabi_cfcmpeq>

08001200 <__aeabi_cfcmpeq>:
 8001200:	b50f      	push	{r0, r1, r2, r3, lr}
 8001202:	f7ff ffc9 	bl	8001198 <__cmpsf2>
 8001206:	2800      	cmp	r0, #0
 8001208:	bf48      	it	mi
 800120a:	f110 0f00 	cmnmi.w	r0, #0
 800120e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001210 <__aeabi_fcmpeq>:
 8001210:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001214:	f7ff fff4 	bl	8001200 <__aeabi_cfcmpeq>
 8001218:	bf0c      	ite	eq
 800121a:	2001      	moveq	r0, #1
 800121c:	2000      	movne	r0, #0
 800121e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001222:	bf00      	nop

08001224 <__aeabi_fcmplt>:
 8001224:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001228:	f7ff ffea 	bl	8001200 <__aeabi_cfcmpeq>
 800122c:	bf34      	ite	cc
 800122e:	2001      	movcc	r0, #1
 8001230:	2000      	movcs	r0, #0
 8001232:	f85d fb08 	ldr.w	pc, [sp], #8
 8001236:	bf00      	nop

08001238 <__aeabi_fcmple>:
 8001238:	f84d ed08 	str.w	lr, [sp, #-8]!
 800123c:	f7ff ffe0 	bl	8001200 <__aeabi_cfcmpeq>
 8001240:	bf94      	ite	ls
 8001242:	2001      	movls	r0, #1
 8001244:	2000      	movhi	r0, #0
 8001246:	f85d fb08 	ldr.w	pc, [sp], #8
 800124a:	bf00      	nop

0800124c <__aeabi_fcmpge>:
 800124c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001250:	f7ff ffd2 	bl	80011f8 <__aeabi_cfrcmple>
 8001254:	bf94      	ite	ls
 8001256:	2001      	movls	r0, #1
 8001258:	2000      	movhi	r0, #0
 800125a:	f85d fb08 	ldr.w	pc, [sp], #8
 800125e:	bf00      	nop

08001260 <__aeabi_fcmpgt>:
 8001260:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001264:	f7ff ffc8 	bl	80011f8 <__aeabi_cfrcmple>
 8001268:	bf34      	ite	cc
 800126a:	2001      	movcc	r0, #1
 800126c:	2000      	movcs	r0, #0
 800126e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001272:	bf00      	nop

08001274 <__aeabi_f2iz>:
 8001274:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001278:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800127c:	d30f      	bcc.n	800129e <__aeabi_f2iz+0x2a>
 800127e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001282:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001286:	d90d      	bls.n	80012a4 <__aeabi_f2iz+0x30>
 8001288:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800128c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001290:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001294:	fa23 f002 	lsr.w	r0, r3, r2
 8001298:	bf18      	it	ne
 800129a:	4240      	negne	r0, r0
 800129c:	4770      	bx	lr
 800129e:	f04f 0000 	mov.w	r0, #0
 80012a2:	4770      	bx	lr
 80012a4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80012a8:	d101      	bne.n	80012ae <__aeabi_f2iz+0x3a>
 80012aa:	0242      	lsls	r2, r0, #9
 80012ac:	d105      	bne.n	80012ba <__aeabi_f2iz+0x46>
 80012ae:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80012b2:	bf08      	it	eq
 80012b4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80012b8:	4770      	bx	lr
 80012ba:	f04f 0000 	mov.w	r0, #0
 80012be:	4770      	bx	lr

080012c0 <memcpy>:
 80012c0:	4684      	mov	ip, r0
 80012c2:	ea41 0300 	orr.w	r3, r1, r0
 80012c6:	f013 0303 	ands.w	r3, r3, #3
 80012ca:	d16d      	bne.n	80013a8 <memcpy+0xe8>
 80012cc:	3a40      	subs	r2, #64	; 0x40
 80012ce:	d341      	bcc.n	8001354 <memcpy+0x94>
 80012d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012d4:	f840 3b04 	str.w	r3, [r0], #4
 80012d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80012dc:	f840 3b04 	str.w	r3, [r0], #4
 80012e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012e4:	f840 3b04 	str.w	r3, [r0], #4
 80012e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80012ec:	f840 3b04 	str.w	r3, [r0], #4
 80012f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012f4:	f840 3b04 	str.w	r3, [r0], #4
 80012f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80012fc:	f840 3b04 	str.w	r3, [r0], #4
 8001300:	f851 3b04 	ldr.w	r3, [r1], #4
 8001304:	f840 3b04 	str.w	r3, [r0], #4
 8001308:	f851 3b04 	ldr.w	r3, [r1], #4
 800130c:	f840 3b04 	str.w	r3, [r0], #4
 8001310:	f851 3b04 	ldr.w	r3, [r1], #4
 8001314:	f840 3b04 	str.w	r3, [r0], #4
 8001318:	f851 3b04 	ldr.w	r3, [r1], #4
 800131c:	f840 3b04 	str.w	r3, [r0], #4
 8001320:	f851 3b04 	ldr.w	r3, [r1], #4
 8001324:	f840 3b04 	str.w	r3, [r0], #4
 8001328:	f851 3b04 	ldr.w	r3, [r1], #4
 800132c:	f840 3b04 	str.w	r3, [r0], #4
 8001330:	f851 3b04 	ldr.w	r3, [r1], #4
 8001334:	f840 3b04 	str.w	r3, [r0], #4
 8001338:	f851 3b04 	ldr.w	r3, [r1], #4
 800133c:	f840 3b04 	str.w	r3, [r0], #4
 8001340:	f851 3b04 	ldr.w	r3, [r1], #4
 8001344:	f840 3b04 	str.w	r3, [r0], #4
 8001348:	f851 3b04 	ldr.w	r3, [r1], #4
 800134c:	f840 3b04 	str.w	r3, [r0], #4
 8001350:	3a40      	subs	r2, #64	; 0x40
 8001352:	d2bd      	bcs.n	80012d0 <memcpy+0x10>
 8001354:	3230      	adds	r2, #48	; 0x30
 8001356:	d311      	bcc.n	800137c <memcpy+0xbc>
 8001358:	f851 3b04 	ldr.w	r3, [r1], #4
 800135c:	f840 3b04 	str.w	r3, [r0], #4
 8001360:	f851 3b04 	ldr.w	r3, [r1], #4
 8001364:	f840 3b04 	str.w	r3, [r0], #4
 8001368:	f851 3b04 	ldr.w	r3, [r1], #4
 800136c:	f840 3b04 	str.w	r3, [r0], #4
 8001370:	f851 3b04 	ldr.w	r3, [r1], #4
 8001374:	f840 3b04 	str.w	r3, [r0], #4
 8001378:	3a10      	subs	r2, #16
 800137a:	d2ed      	bcs.n	8001358 <memcpy+0x98>
 800137c:	320c      	adds	r2, #12
 800137e:	d305      	bcc.n	800138c <memcpy+0xcc>
 8001380:	f851 3b04 	ldr.w	r3, [r1], #4
 8001384:	f840 3b04 	str.w	r3, [r0], #4
 8001388:	3a04      	subs	r2, #4
 800138a:	d2f9      	bcs.n	8001380 <memcpy+0xc0>
 800138c:	3204      	adds	r2, #4
 800138e:	d008      	beq.n	80013a2 <memcpy+0xe2>
 8001390:	07d2      	lsls	r2, r2, #31
 8001392:	bf1c      	itt	ne
 8001394:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001398:	f800 3b01 	strbne.w	r3, [r0], #1
 800139c:	d301      	bcc.n	80013a2 <memcpy+0xe2>
 800139e:	880b      	ldrh	r3, [r1, #0]
 80013a0:	8003      	strh	r3, [r0, #0]
 80013a2:	4660      	mov	r0, ip
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	2a08      	cmp	r2, #8
 80013aa:	d313      	bcc.n	80013d4 <memcpy+0x114>
 80013ac:	078b      	lsls	r3, r1, #30
 80013ae:	d08d      	beq.n	80012cc <memcpy+0xc>
 80013b0:	f010 0303 	ands.w	r3, r0, #3
 80013b4:	d08a      	beq.n	80012cc <memcpy+0xc>
 80013b6:	f1c3 0304 	rsb	r3, r3, #4
 80013ba:	1ad2      	subs	r2, r2, r3
 80013bc:	07db      	lsls	r3, r3, #31
 80013be:	bf1c      	itt	ne
 80013c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80013c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80013c8:	d380      	bcc.n	80012cc <memcpy+0xc>
 80013ca:	f831 3b02 	ldrh.w	r3, [r1], #2
 80013ce:	f820 3b02 	strh.w	r3, [r0], #2
 80013d2:	e77b      	b.n	80012cc <memcpy+0xc>
 80013d4:	3a04      	subs	r2, #4
 80013d6:	d3d9      	bcc.n	800138c <memcpy+0xcc>
 80013d8:	3a01      	subs	r2, #1
 80013da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80013de:	f800 3b01 	strb.w	r3, [r0], #1
 80013e2:	d2f9      	bcs.n	80013d8 <memcpy+0x118>
 80013e4:	780b      	ldrb	r3, [r1, #0]
 80013e6:	7003      	strb	r3, [r0, #0]
 80013e8:	784b      	ldrb	r3, [r1, #1]
 80013ea:	7043      	strb	r3, [r0, #1]
 80013ec:	788b      	ldrb	r3, [r1, #2]
 80013ee:	7083      	strb	r3, [r0, #2]
 80013f0:	4660      	mov	r0, ip
 80013f2:	4770      	bx	lr
	...
 8001400:	eba2 0003 	sub.w	r0, r2, r3
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop

08001408 <strcmp>:
 8001408:	7802      	ldrb	r2, [r0, #0]
 800140a:	780b      	ldrb	r3, [r1, #0]
 800140c:	2a01      	cmp	r2, #1
 800140e:	bf28      	it	cs
 8001410:	429a      	cmpcs	r2, r3
 8001412:	d1f5      	bne.n	8001400 <memcpy+0x140>
 8001414:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 8001418:	ea40 0401 	orr.w	r4, r0, r1
 800141c:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001420:	f06f 0c00 	mvn.w	ip, #0
 8001424:	ea4f 7244 	mov.w	r2, r4, lsl #29
 8001428:	b312      	cbz	r2, 8001470 <strcmp+0x68>
 800142a:	ea80 0401 	eor.w	r4, r0, r1
 800142e:	f014 0f07 	tst.w	r4, #7
 8001432:	d16a      	bne.n	800150a <strcmp+0x102>
 8001434:	f000 0407 	and.w	r4, r0, #7
 8001438:	f020 0007 	bic.w	r0, r0, #7
 800143c:	f004 0503 	and.w	r5, r4, #3
 8001440:	f021 0107 	bic.w	r1, r1, #7
 8001444:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 8001448:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 800144c:	f014 0f04 	tst.w	r4, #4
 8001450:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 8001454:	fa0c f405 	lsl.w	r4, ip, r5
 8001458:	ea62 0204 	orn	r2, r2, r4
 800145c:	ea66 0604 	orn	r6, r6, r4
 8001460:	d00a      	beq.n	8001478 <strcmp+0x70>
 8001462:	ea63 0304 	orn	r3, r3, r4
 8001466:	4662      	mov	r2, ip
 8001468:	ea67 0704 	orn	r7, r7, r4
 800146c:	4666      	mov	r6, ip
 800146e:	e003      	b.n	8001478 <strcmp+0x70>
 8001470:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 8001474:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 8001478:	fa82 f54c 	uadd8	r5, r2, ip
 800147c:	ea82 0406 	eor.w	r4, r2, r6
 8001480:	faa4 f48c 	sel	r4, r4, ip
 8001484:	bb6c      	cbnz	r4, 80014e2 <strcmp+0xda>
 8001486:	fa83 f54c 	uadd8	r5, r3, ip
 800148a:	ea83 0507 	eor.w	r5, r3, r7
 800148e:	faa5 f58c 	sel	r5, r5, ip
 8001492:	b995      	cbnz	r5, 80014ba <strcmp+0xb2>
 8001494:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 8001498:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 800149c:	fa82 f54c 	uadd8	r5, r2, ip
 80014a0:	ea82 0406 	eor.w	r4, r2, r6
 80014a4:	faa4 f48c 	sel	r4, r4, ip
 80014a8:	fa83 f54c 	uadd8	r5, r3, ip
 80014ac:	ea83 0507 	eor.w	r5, r3, r7
 80014b0:	faa5 f58c 	sel	r5, r5, ip
 80014b4:	4325      	orrs	r5, r4
 80014b6:	d0db      	beq.n	8001470 <strcmp+0x68>
 80014b8:	b99c      	cbnz	r4, 80014e2 <strcmp+0xda>
 80014ba:	ba2d      	rev	r5, r5
 80014bc:	fab5 f485 	clz	r4, r5
 80014c0:	f024 0407 	bic.w	r4, r4, #7
 80014c4:	fa27 f104 	lsr.w	r1, r7, r4
 80014c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80014cc:	fa23 f304 	lsr.w	r3, r3, r4
 80014d0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80014d4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80014d8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 80014dc:	eba0 0001 	sub.w	r0, r0, r1
 80014e0:	4770      	bx	lr
 80014e2:	ba24      	rev	r4, r4
 80014e4:	fab4 f484 	clz	r4, r4
 80014e8:	f024 0407 	bic.w	r4, r4, #7
 80014ec:	fa26 f104 	lsr.w	r1, r6, r4
 80014f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80014f4:	fa22 f204 	lsr.w	r2, r2, r4
 80014f8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 80014fc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001500:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8001504:	eba0 0001 	sub.w	r0, r0, r1
 8001508:	4770      	bx	lr
 800150a:	f014 0f03 	tst.w	r4, #3
 800150e:	d13c      	bne.n	800158a <strcmp+0x182>
 8001510:	f010 0403 	ands.w	r4, r0, #3
 8001514:	d128      	bne.n	8001568 <strcmp+0x160>
 8001516:	f850 2b08 	ldr.w	r2, [r0], #8
 800151a:	f851 3b08 	ldr.w	r3, [r1], #8
 800151e:	fa82 f54c 	uadd8	r5, r2, ip
 8001522:	ea82 0503 	eor.w	r5, r2, r3
 8001526:	faa5 f58c 	sel	r5, r5, ip
 800152a:	b95d      	cbnz	r5, 8001544 <strcmp+0x13c>
 800152c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8001530:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001534:	fa82 f54c 	uadd8	r5, r2, ip
 8001538:	ea82 0503 	eor.w	r5, r2, r3
 800153c:	faa5 f58c 	sel	r5, r5, ip
 8001540:	2d00      	cmp	r5, #0
 8001542:	d0e8      	beq.n	8001516 <strcmp+0x10e>
 8001544:	ba2d      	rev	r5, r5
 8001546:	fab5 f485 	clz	r4, r5
 800154a:	f024 0407 	bic.w	r4, r4, #7
 800154e:	fa23 f104 	lsr.w	r1, r3, r4
 8001552:	fa22 f204 	lsr.w	r2, r2, r4
 8001556:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 800155a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800155e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8001562:	eba0 0001 	sub.w	r0, r0, r1
 8001566:	4770      	bx	lr
 8001568:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 800156c:	f020 0003 	bic.w	r0, r0, #3
 8001570:	f850 2b08 	ldr.w	r2, [r0], #8
 8001574:	f021 0103 	bic.w	r1, r1, #3
 8001578:	f851 3b08 	ldr.w	r3, [r1], #8
 800157c:	fa0c f404 	lsl.w	r4, ip, r4
 8001580:	ea62 0204 	orn	r2, r2, r4
 8001584:	ea63 0304 	orn	r3, r3, r4
 8001588:	e7c9      	b.n	800151e <strcmp+0x116>
 800158a:	f010 0403 	ands.w	r4, r0, #3
 800158e:	d01a      	beq.n	80015c6 <strcmp+0x1be>
 8001590:	eba1 0104 	sub.w	r1, r1, r4
 8001594:	f020 0003 	bic.w	r0, r0, #3
 8001598:	07e4      	lsls	r4, r4, #31
 800159a:	f850 2b04 	ldr.w	r2, [r0], #4
 800159e:	d006      	beq.n	80015ae <strcmp+0x1a6>
 80015a0:	d20f      	bcs.n	80015c2 <strcmp+0x1ba>
 80015a2:	788b      	ldrb	r3, [r1, #2]
 80015a4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 80015a8:	1ae4      	subs	r4, r4, r3
 80015aa:	d106      	bne.n	80015ba <strcmp+0x1b2>
 80015ac:	b12b      	cbz	r3, 80015ba <strcmp+0x1b2>
 80015ae:	78cb      	ldrb	r3, [r1, #3]
 80015b0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 80015b4:	1ae4      	subs	r4, r4, r3
 80015b6:	d100      	bne.n	80015ba <strcmp+0x1b2>
 80015b8:	b91b      	cbnz	r3, 80015c2 <strcmp+0x1ba>
 80015ba:	4620      	mov	r0, r4
 80015bc:	f85d 4b10 	ldr.w	r4, [sp], #16
 80015c0:	4770      	bx	lr
 80015c2:	f101 0104 	add.w	r1, r1, #4
 80015c6:	f850 2b04 	ldr.w	r2, [r0], #4
 80015ca:	07cc      	lsls	r4, r1, #31
 80015cc:	f021 0103 	bic.w	r1, r1, #3
 80015d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80015d4:	d848      	bhi.n	8001668 <strcmp+0x260>
 80015d6:	d224      	bcs.n	8001622 <strcmp+0x21a>
 80015d8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 80015dc:	fa82 f54c 	uadd8	r5, r2, ip
 80015e0:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 80015e4:	faa5 f58c 	sel	r5, r5, ip
 80015e8:	d10a      	bne.n	8001600 <strcmp+0x1f8>
 80015ea:	b965      	cbnz	r5, 8001606 <strcmp+0x1fe>
 80015ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80015f0:	ea84 0402 	eor.w	r4, r4, r2
 80015f4:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 80015f8:	d10e      	bne.n	8001618 <strcmp+0x210>
 80015fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80015fe:	e7eb      	b.n	80015d8 <strcmp+0x1d0>
 8001600:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001604:	e055      	b.n	80016b2 <strcmp+0x2aa>
 8001606:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 800160a:	d14d      	bne.n	80016a8 <strcmp+0x2a0>
 800160c:	7808      	ldrb	r0, [r1, #0]
 800160e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8001612:	f1c0 0000 	rsb	r0, r0, #0
 8001616:	4770      	bx	lr
 8001618:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800161c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8001620:	e047      	b.n	80016b2 <strcmp+0x2aa>
 8001622:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 8001626:	fa82 f54c 	uadd8	r5, r2, ip
 800162a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 800162e:	faa5 f58c 	sel	r5, r5, ip
 8001632:	d10a      	bne.n	800164a <strcmp+0x242>
 8001634:	b965      	cbnz	r5, 8001650 <strcmp+0x248>
 8001636:	f851 3b04 	ldr.w	r3, [r1], #4
 800163a:	ea84 0402 	eor.w	r4, r4, r2
 800163e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 8001642:	d10c      	bne.n	800165e <strcmp+0x256>
 8001644:	f850 2b04 	ldr.w	r2, [r0], #4
 8001648:	e7eb      	b.n	8001622 <strcmp+0x21a>
 800164a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800164e:	e030      	b.n	80016b2 <strcmp+0x2aa>
 8001650:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 8001654:	d128      	bne.n	80016a8 <strcmp+0x2a0>
 8001656:	880b      	ldrh	r3, [r1, #0]
 8001658:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800165c:	e029      	b.n	80016b2 <strcmp+0x2aa>
 800165e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8001662:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 8001666:	e024      	b.n	80016b2 <strcmp+0x2aa>
 8001668:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 800166c:	fa82 f54c 	uadd8	r5, r2, ip
 8001670:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 8001674:	faa5 f58c 	sel	r5, r5, ip
 8001678:	d10a      	bne.n	8001690 <strcmp+0x288>
 800167a:	b965      	cbnz	r5, 8001696 <strcmp+0x28e>
 800167c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001680:	ea84 0402 	eor.w	r4, r4, r2
 8001684:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 8001688:	d109      	bne.n	800169e <strcmp+0x296>
 800168a:	f850 2b04 	ldr.w	r2, [r0], #4
 800168e:	e7eb      	b.n	8001668 <strcmp+0x260>
 8001690:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8001694:	e00d      	b.n	80016b2 <strcmp+0x2aa>
 8001696:	f015 0fff 	tst.w	r5, #255	; 0xff
 800169a:	d105      	bne.n	80016a8 <strcmp+0x2a0>
 800169c:	680b      	ldr	r3, [r1, #0]
 800169e:	ea4f 2212 	mov.w	r2, r2, lsr #8
 80016a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80016a6:	e004      	b.n	80016b2 <strcmp+0x2aa>
 80016a8:	f04f 0000 	mov.w	r0, #0
 80016ac:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 80016b0:	4770      	bx	lr
 80016b2:	ba12      	rev	r2, r2
 80016b4:	ba1b      	rev	r3, r3
 80016b6:	fa82 f44c 	uadd8	r4, r2, ip
 80016ba:	ea82 0403 	eor.w	r4, r2, r3
 80016be:	faa4 f58c 	sel	r5, r4, ip
 80016c2:	fab5 f485 	clz	r4, r5
 80016c6:	fa02 f204 	lsl.w	r2, r2, r4
 80016ca:	fa03 f304 	lsl.w	r3, r3, r4
 80016ce:	ea4f 6012 	mov.w	r0, r2, lsr #24
 80016d2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 80016d6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 80016da:	4770      	bx	lr
 80016dc:	0000      	movs	r0, r0
	...

080016e0 <notify2>:

#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
static void notify2(io_queue_t *qp) {

  (void)qp;
  USART2->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80016e0:	4a02      	ldr	r2, [pc, #8]	; (80016ec <notify2+0xc>)
 80016e2:	68d3      	ldr	r3, [r2, #12]
 80016e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80016e8:	60d3      	str	r3, [r2, #12]
}
 80016ea:	4770      	bx	lr
 80016ec:	40004400 	.word	0x40004400

080016f0 <gotoXy>:
}

static void gotoXy(void *ip, uint8_t x, uint8_t y) {
  SSD1306Driver *drvp = (SSD1306Driver *)ip;

  drvp->x = x;
 80016f0:	7301      	strb	r1, [r0, #12]
  drvp->y = y;
 80016f2:	7342      	strb	r2, [r0, #13]
}
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
	...

08001700 <drawPixel>:
  if (x > SSD1306_WIDTH || y > SSD1306_HEIGHT) return;
 8001700:	2980      	cmp	r1, #128	; 0x80
 8001702:	d81a      	bhi.n	800173a <drawPixel+0x3a>
 8001704:	2a40      	cmp	r2, #64	; 0x40
 8001706:	d818      	bhi.n	800173a <drawPixel+0x3a>
static void drawPixel(void *ip, uint8_t x, uint8_t y, ssd1306_color_t color) {
 8001708:	b430      	push	{r4, r5}
  if (drvp->inv) {
 800170a:	7b84      	ldrb	r4, [r0, #14]
 800170c:	b114      	cbz	r4, 8001714 <drawPixel+0x14>
    color = (ssd1306_color_t)!color;
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	095b      	lsrs	r3, r3, #5
  if (color == SSD1306_COLOR_WHITE) {
 8001714:	2b01      	cmp	r3, #1
 8001716:	d011      	beq.n	800173c <drawPixel+0x3c>
    drvp->fb[x + (y / 8) * SSD1306_WIDTH_FIXED + 1] &= ~(1 << (y % 8));
 8001718:	08d4      	lsrs	r4, r2, #3
 800171a:	2381      	movs	r3, #129	; 0x81
 800171c:	fb13 1104 	smlabb	r1, r3, r4, r1
 8001720:	3101      	adds	r1, #1
 8001722:	4408      	add	r0, r1
 8001724:	f002 0207 	and.w	r2, r2, #7
 8001728:	7bc3      	ldrb	r3, [r0, #15]
 800172a:	2101      	movs	r1, #1
 800172c:	fa01 f202 	lsl.w	r2, r1, r2
 8001730:	ea23 0202 	bic.w	r2, r3, r2
 8001734:	73c2      	strb	r2, [r0, #15]
}
 8001736:	bc30      	pop	{r4, r5}
 8001738:	4770      	bx	lr
 800173a:	4770      	bx	lr
    drvp->fb[x + (y / 8) * SSD1306_WIDTH_FIXED + 1] |= 1 << (y % 8);
 800173c:	08d5      	lsrs	r5, r2, #3
 800173e:	2481      	movs	r4, #129	; 0x81
 8001740:	fb14 1105 	smlabb	r1, r4, r5, r1
 8001744:	3101      	adds	r1, #1
 8001746:	4408      	add	r0, r1
 8001748:	f002 0207 	and.w	r2, r2, #7
 800174c:	7bc1      	ldrb	r1, [r0, #15]
 800174e:	4093      	lsls	r3, r2
 8001750:	430b      	orrs	r3, r1
 8001752:	73c3      	strb	r3, [r0, #15]
}
 8001754:	bc30      	pop	{r4, r5}
 8001756:	4770      	bx	lr
	...

08001760 <drawCircle>:
        x += xinc2;
        y += yinc2;
    }
}

void drawCircle(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001764:	b087      	sub	sp, #28

    SSD1306Driver *drvp = (SSD1306Driver *)ip;

    int16_t f = 1 - r;
 8001766:	b29c      	uxth	r4, r3
void drawCircle(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001768:	f89d a040 	ldrb.w	sl, [sp, #64]	; 0x40
 800176c:	9303      	str	r3, [sp, #12]
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x = 0;
    int16_t y = r;

    drawPixel(drvp, x0, y0 + r, color);
 800176e:	b2df      	uxtb	r7, r3
 8001770:	fa5f fb82 	uxtb.w	fp, r2
    int16_t ddF_y = -2 * r;
 8001774:	ebc4 36c4 	rsb	r6, r4, r4, lsl #15
void drawCircle(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001778:	4698      	mov	r8, r3
    drawPixel(drvp, x0, y0 + r, color);
 800177a:	eb0b 0207 	add.w	r2, fp, r7
 800177e:	b2cb      	uxtb	r3, r1
    int16_t ddF_y = -2 * r;
 8001780:	0076      	lsls	r6, r6, #1
    int16_t f = 1 - r;
 8001782:	f1c4 0401 	rsb	r4, r4, #1
    drawPixel(drvp, x0, y0 + r, color);
 8001786:	4699      	mov	r9, r3
 8001788:	4619      	mov	r1, r3
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	4653      	mov	r3, sl
    int16_t ddF_y = -2 * r;
 8001790:	b235      	sxth	r5, r6
    int16_t f = 1 - r;
 8001792:	b224      	sxth	r4, r4
    int16_t ddF_y = -2 * r;
 8001794:	9505      	str	r5, [sp, #20]
    int16_t f = 1 - r;
 8001796:	9402      	str	r4, [sp, #8]
void drawCircle(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001798:	4605      	mov	r5, r0
    drawPixel(drvp, x0, y0 + r, color);
 800179a:	f7ff ffb1 	bl	8001700 <drawPixel>
    drawPixel(drvp, x0, y0 - r, color);
 800179e:	ebab 0207 	sub.w	r2, fp, r7
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	4649      	mov	r1, r9
 80017a6:	4628      	mov	r0, r5
 80017a8:	4653      	mov	r3, sl
    drawPixel(drvp, x0 + r, y0, color);
 80017aa:	464c      	mov	r4, r9
    drawPixel(drvp, x0, y0 - r, color);
 80017ac:	f7ff ffa8 	bl	8001700 <drawPixel>
    drawPixel(drvp, x0 + r, y0, color);
 80017b0:	19e1      	adds	r1, r4, r7
 80017b2:	b2c9      	uxtb	r1, r1
 80017b4:	465a      	mov	r2, fp
 80017b6:	4628      	mov	r0, r5
 80017b8:	4653      	mov	r3, sl
 80017ba:	f7ff ffa1 	bl	8001700 <drawPixel>
    drawPixel(drvp, x0 - r, y0, color);
 80017be:	1be1      	subs	r1, r4, r7
 80017c0:	4653      	mov	r3, sl
 80017c2:	b2c9      	uxtb	r1, r1
 80017c4:	465a      	mov	r2, fp
 80017c6:	4628      	mov	r0, r5
 80017c8:	f7ff ff9a 	bl	8001700 <drawPixel>

    while (x < y) {
 80017cc:	4643      	mov	r3, r8
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	dd6f      	ble.n	80018b2 <drawCircle+0x152>
    int16_t x = 0;
 80017d2:	f04f 0800 	mov.w	r8, #0
 80017d6:	e067      	b.n	80018a8 <drawCircle+0x148>
        if (f >= 0) {
            y--;
            ddF_y += 2;
 80017d8:	9b05      	ldr	r3, [sp, #20]
            f += ddF_y;
 80017da:	9a02      	ldr	r2, [sp, #8]
            ddF_y += 2;
 80017dc:	3302      	adds	r3, #2
            f += ddF_y;
 80017de:	fa12 f683 	uxtah	r6, r2, r3
            y--;
 80017e2:	9a03      	ldr	r2, [sp, #12]
            ddF_y += 2;
 80017e4:	b21b      	sxth	r3, r3
            y--;
 80017e6:	1e57      	subs	r7, r2, #1
            ddF_y += 2;
 80017e8:	9305      	str	r3, [sp, #20]
            y--;
 80017ea:	b23b      	sxth	r3, r7
            f += ddF_y;
 80017ec:	b2b6      	uxth	r6, r6
            y--;
 80017ee:	9303      	str	r3, [sp, #12]
            f += ddF_y;
 80017f0:	b2ff      	uxtb	r7, r7
        }
        x++;
 80017f2:	f108 0801 	add.w	r8, r8, #1
 80017f6:	fa1f f388 	uxth.w	r3, r8
        ddF_x += 2;
        f += ddF_x;

        drawPixel(drvp, x0 + x, y0 + y, color);
 80017fa:	9a01      	ldr	r2, [sp, #4]
 80017fc:	b2dc      	uxtb	r4, r3
 80017fe:	eb02 0904 	add.w	r9, r2, r4
        ddF_x += 2;
 8001802:	eb06 0643 	add.w	r6, r6, r3, lsl #1
        drawPixel(drvp, x0 + x, y0 + y, color);
 8001806:	fa5f f989 	uxtb.w	r9, r9
 800180a:	eb0b 0207 	add.w	r2, fp, r7
        f += ddF_x;
 800180e:	3601      	adds	r6, #1
        drawPixel(drvp, x0 + x, y0 + y, color);
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	4649      	mov	r1, r9
 8001814:	4653      	mov	r3, sl
 8001816:	4628      	mov	r0, r5
        f += ddF_x;
 8001818:	b236      	sxth	r6, r6
        drawPixel(drvp, x0 + x, y0 + y, color);
 800181a:	9204      	str	r2, [sp, #16]
        f += ddF_x;
 800181c:	9602      	str	r6, [sp, #8]
        drawPixel(drvp, x0 + x, y0 + y, color);
 800181e:	f7ff ff6f 	bl	8001700 <drawPixel>
        drawPixel(drvp, x0 - x, y0 + y, color);
 8001822:	9a01      	ldr	r2, [sp, #4]
 8001824:	1b16      	subs	r6, r2, r4
 8001826:	b2f6      	uxtb	r6, r6
 8001828:	4631      	mov	r1, r6
 800182a:	9a04      	ldr	r2, [sp, #16]
 800182c:	4653      	mov	r3, sl
 800182e:	4628      	mov	r0, r5
 8001830:	f7ff ff66 	bl	8001700 <drawPixel>
        drawPixel(drvp, x0 + x, y0 - y, color);
 8001834:	ebab 0207 	sub.w	r2, fp, r7
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	4649      	mov	r1, r9
 800183c:	4653      	mov	r3, sl
 800183e:	4628      	mov	r0, r5
 8001840:	9204      	str	r2, [sp, #16]
 8001842:	f7ff ff5d 	bl	8001700 <drawPixel>
        drawPixel(drvp, x0 - x, y0 - y, color);
 8001846:	4631      	mov	r1, r6
 8001848:	9a04      	ldr	r2, [sp, #16]
 800184a:	4653      	mov	r3, sl
 800184c:	4628      	mov	r0, r5
 800184e:	f7ff ff57 	bl	8001700 <drawPixel>

        drawPixel(drvp, x0 + y, y0 + x, color);
 8001852:	9b01      	ldr	r3, [sp, #4]
 8001854:	19de      	adds	r6, r3, r7
 8001856:	eb0b 0204 	add.w	r2, fp, r4
 800185a:	b2f6      	uxtb	r6, r6
 800185c:	b2d2      	uxtb	r2, r2
 800185e:	4631      	mov	r1, r6
 8001860:	4653      	mov	r3, sl
 8001862:	4628      	mov	r0, r5
 8001864:	9204      	str	r2, [sp, #16]
 8001866:	f7ff ff4b 	bl	8001700 <drawPixel>
        drawPixel(drvp, x0 - y, y0 + x, color);
 800186a:	9b01      	ldr	r3, [sp, #4]
 800186c:	9a04      	ldr	r2, [sp, #16]
 800186e:	eba3 0907 	sub.w	r9, r3, r7
 8001872:	fa5f f989 	uxtb.w	r9, r9
        drawPixel(drvp, x0 + y, y0 - x, color);
 8001876:	ebab 0404 	sub.w	r4, fp, r4
        drawPixel(drvp, x0 - y, y0 + x, color);
 800187a:	4649      	mov	r1, r9
 800187c:	4653      	mov	r3, sl
 800187e:	4628      	mov	r0, r5
        drawPixel(drvp, x0 + y, y0 - x, color);
 8001880:	b2e4      	uxtb	r4, r4
        drawPixel(drvp, x0 - y, y0 + x, color);
 8001882:	f7ff ff3d 	bl	8001700 <drawPixel>
        drawPixel(drvp, x0 + y, y0 - x, color);
 8001886:	4631      	mov	r1, r6
 8001888:	4622      	mov	r2, r4
 800188a:	4653      	mov	r3, sl
 800188c:	4628      	mov	r0, r5
 800188e:	f7ff ff37 	bl	8001700 <drawPixel>
        drawPixel(drvp, x0 - y, y0 - x, color);
 8001892:	4653      	mov	r3, sl
 8001894:	4622      	mov	r2, r4
 8001896:	4649      	mov	r1, r9
 8001898:	4628      	mov	r0, r5
 800189a:	f7ff ff31 	bl	8001700 <drawPixel>
    while (x < y) {
 800189e:	9b03      	ldr	r3, [sp, #12]
 80018a0:	fa0f f888 	sxth.w	r8, r8
 80018a4:	4543      	cmp	r3, r8
 80018a6:	dd04      	ble.n	80018b2 <drawCircle+0x152>
        if (f >= 0) {
 80018a8:	9b02      	ldr	r3, [sp, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	da94      	bge.n	80017d8 <drawCircle+0x78>
 80018ae:	b29e      	uxth	r6, r3
 80018b0:	e79f      	b.n	80017f2 <drawCircle+0x92>
    }
}
 80018b2:	b007      	add	sp, #28
 80018b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080018c0 <drawLine>:
void drawLine(void *ip, uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, ssd1306_color_t color) {
 80018c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018c4:	b087      	sub	sp, #28
 80018c6:	297f      	cmp	r1, #127	; 0x7f
 80018c8:	bf28      	it	cs
 80018ca:	217f      	movcs	r1, #127	; 0x7f
 80018cc:	f8bd 4040 	ldrh.w	r4, [sp, #64]	; 0x40
 80018d0:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
 80018d4:	2b7f      	cmp	r3, #127	; 0x7f
 80018d6:	bf28      	it	cs
 80018d8:	237f      	movcs	r3, #127	; 0x7f
 80018da:	2a3f      	cmp	r2, #63	; 0x3f
 80018dc:	460d      	mov	r5, r1
 80018de:	bf28      	it	cs
 80018e0:	223f      	movcs	r2, #63	; 0x3f
 80018e2:	2c3f      	cmp	r4, #63	; 0x3f
 80018e4:	4621      	mov	r1, r4
 80018e6:	bf28      	it	cs
 80018e8:	213f      	movcs	r1, #63	; 0x3f
    dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 80018ea:	429d      	cmp	r5, r3
 80018ec:	9301      	str	r3, [sp, #4]
void drawLine(void *ip, uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, ssd1306_color_t color) {
 80018ee:	4683      	mov	fp, r0
    if (y0 >= SSD1306_HEIGHT) {
 80018f0:	4616      	mov	r6, r2
    if (y1 >= SSD1306_HEIGHT) {
 80018f2:	9105      	str	r1, [sp, #20]
    dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 80018f4:	d235      	bcs.n	8001962 <drawLine+0xa2>
 80018f6:	eba3 0905 	sub.w	r9, r3, r5
 80018fa:	fa0f f389 	sxth.w	r3, r9
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 80018fe:	428a      	cmp	r2, r1
    dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8001900:	9300      	str	r3, [sp, #0]
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001902:	d37e      	bcc.n	8001a02 <drawLine+0x142>
 8001904:	9b05      	ldr	r3, [sp, #20]
 8001906:	1ad7      	subs	r7, r2, r3
    sy = (y0 < y1) ? 1 : -1;
 8001908:	f04f 33ff 	mov.w	r3, #4294967295
 800190c:	2201      	movs	r2, #1
 800190e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    err = ((dx > dy) ? dx : -dy) / 2;
 8001912:	9b00      	ldr	r3, [sp, #0]
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001914:	b23f      	sxth	r7, r7
    err = ((dx > dy) ? dx : -dy) / 2;
 8001916:	42bb      	cmp	r3, r7
 8001918:	dc3f      	bgt.n	800199a <drawLine+0xda>
 800191a:	eb07 74d7 	add.w	r4, r7, r7, lsr #31
 800191e:	1064      	asrs	r4, r4, #1
    if (dx == 0) {
 8001920:	9b00      	ldr	r3, [sp, #0]
    err = ((dx > dy) ? dx : -dy) / 2;
 8001922:	4264      	negs	r4, r4
 8001924:	b224      	sxth	r4, r4
    if (dx == 0) {
 8001926:	2b00      	cmp	r3, #0
 8001928:	d13d      	bne.n	80019a6 <drawLine+0xe6>
        if (y1 < y0) {
 800192a:	9b05      	ldr	r3, [sp, #20]
 800192c:	429e      	cmp	r6, r3
 800192e:	f200 8093 	bhi.w	8001a58 <drawLine+0x198>
        if (x1 < x0) {
 8001932:	9b01      	ldr	r3, [sp, #4]
 8001934:	429d      	cmp	r5, r3
 8001936:	bf28      	it	cs
 8001938:	461d      	movcs	r5, r3
        for (i = y0; i <= y1; i++) {
 800193a:	9b05      	ldr	r3, [sp, #20]
 800193c:	429e      	cmp	r6, r3
 800193e:	b2ad      	uxth	r5, r5
 8001940:	b234      	sxth	r4, r6
 8001942:	d80b      	bhi.n	800195c <drawLine+0x9c>
 8001944:	b2ed      	uxtb	r5, r5
 8001946:	461e      	mov	r6, r3
            drawPixel(drvp, x0, i, color);
 8001948:	b2e2      	uxtb	r2, r4
 800194a:	3401      	adds	r4, #1
 800194c:	4653      	mov	r3, sl
 800194e:	4629      	mov	r1, r5
 8001950:	4658      	mov	r0, fp
 8001952:	b224      	sxth	r4, r4
 8001954:	f7ff fed4 	bl	8001700 <drawPixel>
        for (i = y0; i <= y1; i++) {
 8001958:	42b4      	cmp	r4, r6
 800195a:	ddf5      	ble.n	8001948 <drawLine+0x88>
}
 800195c:	b007      	add	sp, #28
 800195e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8001962:	9b01      	ldr	r3, [sp, #4]
 8001964:	eba5 0903 	sub.w	r9, r5, r3
 8001968:	fa0f f389 	sxth.w	r3, r9
 800196c:	9300      	str	r3, [sp, #0]
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 800196e:	9b05      	ldr	r3, [sp, #20]
 8001970:	429a      	cmp	r2, r3
 8001972:	d208      	bcs.n	8001986 <drawLine+0xc6>
 8001974:	9b05      	ldr	r3, [sp, #20]
    sy = (y0 < y1) ? 1 : -1;
 8001976:	f04f 31ff 	mov.w	r1, #4294967295
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 800197a:	1a9f      	subs	r7, r3, r2
    sy = (y0 < y1) ? 1 : -1;
 800197c:	2301      	movs	r3, #1
 800197e:	e9cd 1302 	strd	r1, r3, [sp, #8]
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001982:	b23f      	sxth	r7, r7
    sx = (x0 < x1) ? 1 : -1;
 8001984:	e006      	b.n	8001994 <drawLine+0xd4>
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001986:	9b05      	ldr	r3, [sp, #20]
 8001988:	1ad7      	subs	r7, r2, r3
    sx = (x0 < x1) ? 1 : -1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
 800198e:	9302      	str	r3, [sp, #8]
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001990:	b23f      	sxth	r7, r7
    sy = (y0 < y1) ? 1 : -1;
 8001992:	9303      	str	r3, [sp, #12]
    err = ((dx > dy) ? dx : -dy) / 2;
 8001994:	9b00      	ldr	r3, [sp, #0]
 8001996:	42bb      	cmp	r3, r7
 8001998:	ddbf      	ble.n	800191a <drawLine+0x5a>
 800199a:	eb03 74d3 	add.w	r4, r3, r3, lsr #31
    if (dx == 0) {
 800199e:	9b00      	ldr	r3, [sp, #0]
    err = ((dx > dy) ? dx : -dy) / 2;
 80019a0:	1064      	asrs	r4, r4, #1
    if (dx == 0) {
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d0c1      	beq.n	800192a <drawLine+0x6a>
    if (dy == 0) {
 80019a6:	2f00      	cmp	r7, #0
 80019a8:	d038      	beq.n	8001a1c <drawLine+0x15c>
        if (e2 > -dx) {
 80019aa:	9b00      	ldr	r3, [sp, #0]
 80019ac:	425b      	negs	r3, r3
 80019ae:	fa5f f886 	uxtb.w	r8, r6
 80019b2:	fa5f f985 	uxtb.w	r9, r5
 80019b6:	9304      	str	r3, [sp, #16]
        drawPixel(drvp, x0, y0, color);
 80019b8:	4653      	mov	r3, sl
 80019ba:	4642      	mov	r2, r8
 80019bc:	4649      	mov	r1, r9
 80019be:	4658      	mov	r0, fp
 80019c0:	f7ff fe9e 	bl	8001700 <drawPixel>
        if (x0 == x1 && y0 == y1) {
 80019c4:	9b01      	ldr	r3, [sp, #4]
 80019c6:	429d      	cmp	r5, r3
            x0 += sx;
 80019c8:	9b02      	ldr	r3, [sp, #8]
            err -= dy;
 80019ca:	eba4 0207 	sub.w	r2, r4, r7
            x0 += sx;
 80019ce:	eb05 0103 	add.w	r1, r5, r3
        if (x0 == x1 && y0 == y1) {
 80019d2:	d01d      	beq.n	8001a10 <drawLine+0x150>
        if (e2 > -dx) {
 80019d4:	9b04      	ldr	r3, [sp, #16]
 80019d6:	429c      	cmp	r4, r3
            y0 += sy;
 80019d8:	9b03      	ldr	r3, [sp, #12]
            x0 += sx;
 80019da:	bfc4      	itt	gt
 80019dc:	b28d      	uxthgt	r5, r1
 80019de:	fa5f f981 	uxtbgt.w	r9, r1
            y0 += sy;
 80019e2:	eb06 0103 	add.w	r1, r6, r3
            err += dx;
 80019e6:	9b00      	ldr	r3, [sp, #0]
            err -= dy;
 80019e8:	bfcc      	ite	gt
 80019ea:	b212      	sxthgt	r2, r2
        if (e2 > -dx) {
 80019ec:	4622      	movle	r2, r4
        if (e2 < dy) {
 80019ee:	42bc      	cmp	r4, r7
            err += dx;
 80019f0:	eb02 0003 	add.w	r0, r2, r3
        if (e2 < dy) {
 80019f4:	da03      	bge.n	80019fe <drawLine+0x13e>
            err += dx;
 80019f6:	b202      	sxth	r2, r0
            y0 += sy;
 80019f8:	b28e      	uxth	r6, r1
 80019fa:	fa5f f881 	uxtb.w	r8, r1
        if (x1 < x0) {
 80019fe:	4614      	mov	r4, r2
 8001a00:	e7da      	b.n	80019b8 <drawLine+0xf8>
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001a02:	9b05      	ldr	r3, [sp, #20]
 8001a04:	1a9f      	subs	r7, r3, r2
    sx = (x0 < x1) ? 1 : -1;
 8001a06:	2301      	movs	r3, #1
 8001a08:	9302      	str	r3, [sp, #8]
    dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001a0a:	b23f      	sxth	r7, r7
    sy = (y0 < y1) ? 1 : -1;
 8001a0c:	9303      	str	r3, [sp, #12]
 8001a0e:	e7c1      	b.n	8001994 <drawLine+0xd4>
        if (x0 == x1 && y0 == y1) {
 8001a10:	9b05      	ldr	r3, [sp, #20]
 8001a12:	429e      	cmp	r6, r3
 8001a14:	d1de      	bne.n	80019d4 <drawLine+0x114>
}
 8001a16:	b007      	add	sp, #28
 8001a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (y1 < y0) {
 8001a1c:	9b05      	ldr	r3, [sp, #20]
 8001a1e:	429e      	cmp	r6, r3
 8001a20:	bf28      	it	cs
 8001a22:	461e      	movcs	r6, r3
        if (x1 < x0) {
 8001a24:	9b01      	ldr	r3, [sp, #4]
 8001a26:	429d      	cmp	r5, r3
 8001a28:	b2b6      	uxth	r6, r6
 8001a2a:	d902      	bls.n	8001a32 <drawLine+0x172>
 8001a2c:	462a      	mov	r2, r5
 8001a2e:	9201      	str	r2, [sp, #4]
 8001a30:	461d      	mov	r5, r3
        for (i = x0; i <= x1; i++) {
 8001a32:	9b01      	ldr	r3, [sp, #4]
 8001a34:	429d      	cmp	r5, r3
 8001a36:	b22c      	sxth	r4, r5
 8001a38:	d890      	bhi.n	800195c <drawLine+0x9c>
 8001a3a:	b2f6      	uxtb	r6, r6
 8001a3c:	461d      	mov	r5, r3
          drawPixel(drvp, i, y0, color);
 8001a3e:	b2e1      	uxtb	r1, r4
 8001a40:	3401      	adds	r4, #1
 8001a42:	4653      	mov	r3, sl
 8001a44:	4632      	mov	r2, r6
 8001a46:	4658      	mov	r0, fp
 8001a48:	b224      	sxth	r4, r4
 8001a4a:	f7ff fe59 	bl	8001700 <drawPixel>
        for (i = x0; i <= x1; i++) {
 8001a4e:	42ac      	cmp	r4, r5
 8001a50:	ddf5      	ble.n	8001a3e <drawLine+0x17e>
}
 8001a52:	b007      	add	sp, #28
 8001a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (y1 < y0) {
 8001a58:	4632      	mov	r2, r6
 8001a5a:	9205      	str	r2, [sp, #20]
 8001a5c:	461e      	mov	r6, r3
 8001a5e:	e768      	b.n	8001932 <drawLine+0x72>

08001a60 <drawCircleFill>:

void drawCircleFill(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a64:	b087      	sub	sp, #28
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x = 0;
    int16_t y = r;

    drawPixel(drvp, x0, y0 + r, color);
 8001a66:	b2d6      	uxtb	r6, r2
 8001a68:	9303      	str	r3, [sp, #12]
 8001a6a:	f89d 800c 	ldrb.w	r8, [sp, #12]
void drawCircleFill(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001a6e:	468a      	mov	sl, r1
 8001a70:	4693      	mov	fp, r2
    int16_t f = 1 - r;
 8001a72:	b299      	uxth	r1, r3
void drawCircleFill(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001a74:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    int16_t f = 1 - r;
 8001a78:	9104      	str	r1, [sp, #16]
    int16_t ddF_y = -2 * r;
 8001a7a:	ebc1 3cc1 	rsb	ip, r1, r1, lsl #15
    drawPixel(drvp, x0, y0 + r, color);
 8001a7e:	fa5f f78a 	uxtb.w	r7, sl
void drawCircleFill(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001a82:	4613      	mov	r3, r2
    int16_t ddF_y = -2 * r;
 8001a84:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    drawPixel(drvp, x0, y0 + r, color);
 8001a88:	eb06 0208 	add.w	r2, r6, r8
    int16_t ddF_y = -2 * r;
 8001a8c:	fa0f fc8c 	sxth.w	ip, ip
    drawPixel(drvp, x0, y0 + r, color);
 8001a90:	b2d2      	uxtb	r2, r2
    int16_t f = 1 - r;
 8001a92:	f1c1 0501 	rsb	r5, r1, #1
    drawPixel(drvp, x0, y0 + r, color);
 8001a96:	4639      	mov	r1, r7
    int16_t ddF_y = -2 * r;
 8001a98:	f8cd c014 	str.w	ip, [sp, #20]
void drawCircleFill(void *ip, int16_t x0, int16_t y0, int16_t r, ssd1306_color_t color) {
 8001a9c:	4681      	mov	r9, r0
    drawPixel(drvp, x0, y0 + r, color);
 8001a9e:	9302      	str	r3, [sp, #8]
 8001aa0:	f7ff fe2e 	bl	8001700 <drawPixel>
    drawPixel(drvp, x0, y0 - r, color);
 8001aa4:	9c02      	ldr	r4, [sp, #8]
 8001aa6:	eba6 0208 	sub.w	r2, r6, r8
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	4639      	mov	r1, r7
 8001aae:	4648      	mov	r0, r9
 8001ab0:	4623      	mov	r3, r4
 8001ab2:	f7ff fe25 	bl	8001700 <drawPixel>
    drawPixel(drvp, x0 + r, y0, color);
 8001ab6:	eb07 0108 	add.w	r1, r7, r8
 8001aba:	b2c9      	uxtb	r1, r1
 8001abc:	4632      	mov	r2, r6
 8001abe:	4648      	mov	r0, r9
 8001ac0:	4623      	mov	r3, r4
 8001ac2:	f7ff fe1d 	bl	8001700 <drawPixel>
    drawPixel(drvp, x0 - r, y0, color);
 8001ac6:	eba7 0108 	sub.w	r1, r7, r8
 8001aca:	b2c9      	uxtb	r1, r1
 8001acc:	4632      	mov	r2, r6
 8001ace:	4648      	mov	r0, r9
 8001ad0:	4623      	mov	r3, r4
 8001ad2:	f7ff fe15 	bl	8001700 <drawPixel>
    drawLine(drvp, x0 - r, y0, x0 + r, y0, color);
 8001ad6:	9904      	ldr	r1, [sp, #16]
 8001ad8:	9401      	str	r4, [sp, #4]
 8001ada:	fa1f fa8a 	uxth.w	sl, sl
 8001ade:	fa1f fb8b 	uxth.w	fp, fp
 8001ae2:	eb01 030a 	add.w	r3, r1, sl
 8001ae6:	ebaa 0101 	sub.w	r1, sl, r1
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	f8cd b000 	str.w	fp, [sp]
 8001af0:	b289      	uxth	r1, r1
 8001af2:	465a      	mov	r2, fp
 8001af4:	4648      	mov	r0, r9
 8001af6:	f7ff fee3 	bl	80018c0 <drawLine>

    while (x < y) {
 8001afa:	9b03      	ldr	r3, [sp, #12]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	dd59      	ble.n	8001bb4 <drawCircleFill+0x154>
 8001b00:	b22d      	sxth	r5, r5
    int16_t x = 0;
 8001b02:	2700      	movs	r7, #0
 8001b04:	e050      	b.n	8001ba8 <drawCircleFill+0x148>
        if (f >= 0) {
            y--;
            ddF_y += 2;
 8001b06:	9a05      	ldr	r2, [sp, #20]
            y--;
 8001b08:	9b03      	ldr	r3, [sp, #12]
            ddF_y += 2;
 8001b0a:	3202      	adds	r2, #2
            y--;
 8001b0c:	3b01      	subs	r3, #1
            f += ddF_y;
 8001b0e:	fa15 f582 	uxtah	r5, r5, r2
            y--;
 8001b12:	b29e      	uxth	r6, r3
            ddF_y += 2;
 8001b14:	b212      	sxth	r2, r2
            y--;
 8001b16:	b21b      	sxth	r3, r3
            f += ddF_y;
 8001b18:	b2ad      	uxth	r5, r5
            ddF_y += 2;
 8001b1a:	9205      	str	r2, [sp, #20]
            y--;
 8001b1c:	9303      	str	r3, [sp, #12]
        }
        x++;
 8001b1e:	3701      	adds	r7, #1
 8001b20:	b2bc      	uxth	r4, r7
        ddF_x += 2;
        f += ddF_x;

        drawLine(drvp, x0 - x, y0 + y, x0 + x, y0 + y, color);
 8001b22:	eb0b 0206 	add.w	r2, fp, r6
 8001b26:	eb0a 0804 	add.w	r8, sl, r4
 8001b2a:	9b02      	ldr	r3, [sp, #8]
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	fa1f f888 	uxth.w	r8, r8
 8001b32:	b292      	uxth	r2, r2
 8001b34:	ebaa 0104 	sub.w	r1, sl, r4
 8001b38:	b289      	uxth	r1, r1
 8001b3a:	4643      	mov	r3, r8
 8001b3c:	9200      	str	r2, [sp, #0]
 8001b3e:	4648      	mov	r0, r9
 8001b40:	9104      	str	r1, [sp, #16]
 8001b42:	f7ff febd 	bl	80018c0 <drawLine>
        drawLine(drvp, x0 + x, y0 - y, x0 - x, y0 - y, color);
 8001b46:	9904      	ldr	r1, [sp, #16]
 8001b48:	9802      	ldr	r0, [sp, #8]
 8001b4a:	ebab 0206 	sub.w	r2, fp, r6
 8001b4e:	b292      	uxth	r2, r2
 8001b50:	e9cd 2000 	strd	r2, r0, [sp]
 8001b54:	460b      	mov	r3, r1
 8001b56:	4648      	mov	r0, r9
 8001b58:	4641      	mov	r1, r8
 8001b5a:	f7ff feb1 	bl	80018c0 <drawLine>

        drawLine(drvp, x0 + y, y0 + x, x0 - y, y0 + x, color);
 8001b5e:	eb0a 0806 	add.w	r8, sl, r6
 8001b62:	9802      	ldr	r0, [sp, #8]
 8001b64:	eb0b 0204 	add.w	r2, fp, r4
 8001b68:	ebaa 0606 	sub.w	r6, sl, r6
 8001b6c:	b292      	uxth	r2, r2
 8001b6e:	fa1f f888 	uxth.w	r8, r8
 8001b72:	b2b6      	uxth	r6, r6
 8001b74:	e9cd 2000 	strd	r2, r0, [sp]
 8001b78:	4633      	mov	r3, r6
 8001b7a:	4641      	mov	r1, r8
 8001b7c:	4648      	mov	r0, r9
 8001b7e:	f7ff fe9f 	bl	80018c0 <drawLine>
        drawLine(drvp, x0 + y, y0 - x, x0 - y, y0 - x, color);
 8001b82:	ebab 0204 	sub.w	r2, fp, r4
 8001b86:	9802      	ldr	r0, [sp, #8]
 8001b88:	9001      	str	r0, [sp, #4]
 8001b8a:	b292      	uxth	r2, r2
 8001b8c:	4633      	mov	r3, r6
 8001b8e:	9200      	str	r2, [sp, #0]
 8001b90:	4641      	mov	r1, r8
 8001b92:	4648      	mov	r0, r9
 8001b94:	f7ff fe94 	bl	80018c0 <drawLine>
    while (x < y) {
 8001b98:	9b03      	ldr	r3, [sp, #12]
        ddF_x += 2;
 8001b9a:	eb05 0544 	add.w	r5, r5, r4, lsl #1
 8001b9e:	b23f      	sxth	r7, r7
        f += ddF_x;
 8001ba0:	3501      	adds	r5, #1
    while (x < y) {
 8001ba2:	42bb      	cmp	r3, r7
        f += ddF_x;
 8001ba4:	b22d      	sxth	r5, r5
    while (x < y) {
 8001ba6:	dd05      	ble.n	8001bb4 <drawCircleFill+0x154>
        if (f >= 0) {
 8001ba8:	2d00      	cmp	r5, #0
 8001baa:	daac      	bge.n	8001b06 <drawCircleFill+0xa6>
 8001bac:	f8bd 600c 	ldrh.w	r6, [sp, #12]
 8001bb0:	b2ad      	uxth	r5, r5
 8001bb2:	e7b4      	b.n	8001b1e <drawCircleFill+0xbe>
    }
}
 8001bb4:	b007      	add	sp, #28
 8001bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bba:	bf00      	nop
 8001bbc:	0000      	movs	r0, r0
	...

08001bc0 <drawTriFill>:
void drawTriFill(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bc4:	b089      	sub	sp, #36	; 0x24
    deltax = ABS(x2 - x1);
 8001bc6:	1a5e      	subs	r6, r3, r1
void drawTriFill(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001bc8:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
 8001bcc:	f8bd 4050 	ldrh.w	r4, [sp, #80]	; 0x50
 8001bd0:	9402      	str	r4, [sp, #8]
    deltay = ABS(y2 - y1);
 8001bd2:	eba5 0802 	sub.w	r8, r5, r2
    deltax = ABS(x2 - x1);
 8001bd6:	2e00      	cmp	r6, #0
 8001bd8:	bfb8      	it	lt
 8001bda:	4276      	neglt	r6, r6
    deltay = ABS(y2 - y1);
 8001bdc:	f1b8 0f00 	cmp.w	r8, #0
 8001be0:	bfb8      	it	lt
 8001be2:	f1c8 0800 	rsblt	r8, r8, #0
void drawTriFill(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001be6:	f89d 4054 	ldrb.w	r4, [sp, #84]	; 0x54
 8001bea:	9403      	str	r4, [sp, #12]
    deltax = ABS(x2 - x1);
 8001bec:	b236      	sxth	r6, r6
    deltay = ABS(y2 - y1);
 8001bee:	fa0f f888 	sxth.w	r8, r8
        xinc1 = -1;
 8001bf2:	428b      	cmp	r3, r1
 8001bf4:	bf2c      	ite	cs
 8001bf6:	2301      	movcs	r3, #1
 8001bf8:	f04f 33ff 	movcc.w	r3, #4294967295
    x = x1;
 8001bfc:	b20c      	sxth	r4, r1
        yinc1 = -1;
 8001bfe:	4295      	cmp	r5, r2
 8001c00:	bf2c      	ite	cs
 8001c02:	2101      	movcs	r1, #1
 8001c04:	f04f 31ff 	movcc.w	r1, #4294967295
    if (deltax >= deltay){
 8001c08:	4546      	cmp	r6, r8
void drawTriFill(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001c0a:	f8bd a04c 	ldrh.w	sl, [sp, #76]	; 0x4c
        xinc1 = -1;
 8001c0e:	9307      	str	r3, [sp, #28]
void drawTriFill(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001c10:	4683      	mov	fp, r0
        yinc1 = -1;
 8001c12:	9106      	str	r1, [sp, #24]
    y = y1;
 8001c14:	b212      	sxth	r2, r2
    if (deltax >= deltay){
 8001c16:	db39      	blt.n	8001c8c <drawTriFill+0xcc>
        num = deltax / 2;
 8001c18:	eb06 75d6 	add.w	r5, r6, r6, lsr #31
        yinc2 = 0;
 8001c1c:	2100      	movs	r1, #0
        num = deltax / 2;
 8001c1e:	4699      	mov	r9, r3
        yinc2 = 0;
 8001c20:	9107      	str	r1, [sp, #28]
        num = deltax / 2;
 8001c22:	106d      	asrs	r5, r5, #1
    for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8001c24:	2e00      	cmp	r6, #0
 8001c26:	db2e      	blt.n	8001c86 <drawTriFill+0xc6>
 8001c28:	fa1f f388 	uxth.w	r3, r8
 8001c2c:	9304      	str	r3, [sp, #16]
 8001c2e:	b28b      	uxth	r3, r1
 8001c30:	fa1f f989 	uxth.w	r9, r9
 8001c34:	9305      	str	r3, [sp, #20]
 8001c36:	2700      	movs	r7, #0
 8001c38:	4690      	mov	r8, r2
        drawLine(drvp, x, y, x3, y3, color);
 8001c3a:	9b03      	ldr	r3, [sp, #12]
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	b2a4      	uxth	r4, r4
 8001c40:	9b02      	ldr	r3, [sp, #8]
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	fa1f f888 	uxth.w	r8, r8
 8001c48:	4642      	mov	r2, r8
 8001c4a:	4653      	mov	r3, sl
 8001c4c:	4658      	mov	r0, fp
 8001c4e:	4621      	mov	r1, r4
 8001c50:	f7ff fe36 	bl	80018c0 <drawLine>
        num += numadd;
 8001c54:	9b04      	ldr	r3, [sp, #16]
 8001c56:	195a      	adds	r2, r3, r5
 8001c58:	b215      	sxth	r5, r2
        if (num >= den) {
 8001c5a:	3701      	adds	r7, #1
 8001c5c:	42ae      	cmp	r6, r5
    for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8001c5e:	b238      	sxth	r0, r7
        num += numadd;
 8001c60:	b292      	uxth	r2, r2
        if (num >= den) {
 8001c62:	dc08      	bgt.n	8001c76 <drawTriFill+0xb6>
            x += xinc1;
 8001c64:	9b07      	ldr	r3, [sp, #28]
 8001c66:	441c      	add	r4, r3
            y += yinc1;
 8001c68:	9b06      	ldr	r3, [sp, #24]
            num -= den;
 8001c6a:	1b95      	subs	r5, r2, r6
            y += yinc1;
 8001c6c:	4498      	add	r8, r3
            num -= den;
 8001c6e:	b22d      	sxth	r5, r5
            x += xinc1;
 8001c70:	b2a4      	uxth	r4, r4
            y += yinc1;
 8001c72:	fa1f f888 	uxth.w	r8, r8
        y += yinc2;
 8001c76:	9b05      	ldr	r3, [sp, #20]
        x += xinc2;
 8001c78:	444c      	add	r4, r9
        y += yinc2;
 8001c7a:	4498      	add	r8, r3
    for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8001c7c:	4286      	cmp	r6, r0
        x += xinc2;
 8001c7e:	b224      	sxth	r4, r4
        y += yinc2;
 8001c80:	fa0f f888 	sxth.w	r8, r8
    for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8001c84:	dad9      	bge.n	8001c3a <drawTriFill+0x7a>
}
 8001c86:	b009      	add	sp, #36	; 0x24
 8001c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        num = deltay / 2;
 8001c8c:	4637      	mov	r7, r6
 8001c8e:	eb08 75d8 	add.w	r5, r8, r8, lsr #31
        yinc1 = 0;
 8001c92:	2300      	movs	r3, #0
        num = deltay / 2;
 8001c94:	9906      	ldr	r1, [sp, #24]
        yinc1 = 0;
 8001c96:	9306      	str	r3, [sp, #24]
        num = deltay / 2;
 8001c98:	4646      	mov	r6, r8
 8001c9a:	f345 054f 	sbfx	r5, r5, #1, #16
 8001c9e:	46b8      	mov	r8, r7
        xinc2 = 0;
 8001ca0:	4699      	mov	r9, r3
 8001ca2:	e7bf      	b.n	8001c24 <drawTriFill+0x64>
	...

08001cb0 <drawTri>:
void drawTri(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	4604      	mov	r4, r0
 8001cb8:	f89d 503c 	ldrb.w	r5, [sp, #60]	; 0x3c
 8001cbc:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
 8001cc0:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
 8001cc4:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
    drawLine(drvp, x1, y1, x2, y2, color);
 8001cc8:	f8cd b000 	str.w	fp, [sp]
void drawTri(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001ccc:	4698      	mov	r8, r3
    drawLine(drvp, x1, y1, x2, y2, color);
 8001cce:	9501      	str	r5, [sp, #4]
void drawTri(void *ip, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, ssd1306_color_t color) {
 8001cd0:	460e      	mov	r6, r1
 8001cd2:	4617      	mov	r7, r2
    drawLine(drvp, x1, y1, x2, y2, color);
 8001cd4:	f7ff fdf4 	bl	80018c0 <drawLine>
    drawLine(drvp, x2, y2, x3, y3, color);
 8001cd8:	4641      	mov	r1, r8
 8001cda:	465a      	mov	r2, fp
 8001cdc:	4620      	mov	r0, r4
 8001cde:	464b      	mov	r3, r9
 8001ce0:	e9cd a500 	strd	sl, r5, [sp]
 8001ce4:	f7ff fdec 	bl	80018c0 <drawLine>
    drawLine(drvp, x3, y3, x1, y1, color);
 8001ce8:	4633      	mov	r3, r6
 8001cea:	4620      	mov	r0, r4
 8001cec:	4652      	mov	r2, sl
 8001cee:	4649      	mov	r1, r9
 8001cf0:	970c      	str	r7, [sp, #48]	; 0x30
 8001cf2:	950d      	str	r5, [sp, #52]	; 0x34
}
 8001cf4:	b003      	add	sp, #12
 8001cf6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    drawLine(drvp, x3, y3, x1, y1, color);
 8001cfa:	f7ff bde1 	b.w	80018c0 <drawLine>
 8001cfe:	bf00      	nop

08001d00 <drawRectFill>:
void drawRectFill(void *ip, uint16_t x, uint16_t y, uint16_t w, uint16_t h, ssd1306_color_t color) {
 8001d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d04:	b083      	sub	sp, #12
    if (
 8001d06:	297f      	cmp	r1, #127	; 0x7f
void drawRectFill(void *ip, uint16_t x, uint16_t y, uint16_t w, uint16_t h, ssd1306_color_t color) {
 8001d08:	f8bd 9030 	ldrh.w	r9, [sp, #48]	; 0x30
 8001d0c:	f89d a034 	ldrb.w	sl, [sp, #52]	; 0x34
    if (
 8001d10:	d825      	bhi.n	8001d5e <drawRectFill+0x5e>
        x >= SSD1306_WIDTH ||
 8001d12:	2a3f      	cmp	r2, #63	; 0x3f
 8001d14:	4690      	mov	r8, r2
 8001d16:	d822      	bhi.n	8001d5e <drawRectFill+0x5e>
    if ((x + w) >= SSD1306_WIDTH) {
 8001d18:	440b      	add	r3, r1
 8001d1a:	2b7f      	cmp	r3, #127	; 0x7f
 8001d1c:	bfd8      	it	le
 8001d1e:	b29e      	uxthle	r6, r3
    if ((y + h) >= SSD1306_HEIGHT) {
 8001d20:	eb02 0309 	add.w	r3, r2, r9
    if ((x + w) >= SSD1306_WIDTH) {
 8001d24:	bfc8      	it	gt
 8001d26:	2680      	movgt	r6, #128	; 0x80
    if ((y + h) >= SSD1306_HEIGHT) {
 8001d28:	2b3f      	cmp	r3, #63	; 0x3f
        h = SSD1306_HEIGHT - y;
 8001d2a:	bfc8      	it	gt
 8001d2c:	f1c2 0940 	rsbgt	r9, r2, #64	; 0x40
    for (i = 0; i <= h; i++) {
 8001d30:	f04f 0500 	mov.w	r5, #0
 8001d34:	460f      	mov	r7, r1
 8001d36:	4683      	mov	fp, r0
        h = SSD1306_HEIGHT - y;
 8001d38:	bfc8      	it	gt
 8001d3a:	fa1f f989 	uxthgt.w	r9, r9
    for (i = 0; i <= h; i++) {
 8001d3e:	462c      	mov	r4, r5
        drawLine(drvp, x, y + i, x + w, y + i, color);
 8001d40:	eb08 0204 	add.w	r2, r8, r4
 8001d44:	b292      	uxth	r2, r2
    for (i = 0; i <= h; i++) {
 8001d46:	3501      	adds	r5, #1
 8001d48:	b2ec      	uxtb	r4, r5
        drawLine(drvp, x, y + i, x + w, y + i, color);
 8001d4a:	e9cd 2a00 	strd	r2, sl, [sp]
 8001d4e:	4633      	mov	r3, r6
 8001d50:	4639      	mov	r1, r7
 8001d52:	4658      	mov	r0, fp
 8001d54:	f7ff fdb4 	bl	80018c0 <drawLine>
    for (i = 0; i <= h; i++) {
 8001d58:	454c      	cmp	r4, r9
 8001d5a:	4625      	mov	r5, r4
 8001d5c:	d9f0      	bls.n	8001d40 <drawRectFill+0x40>
}
 8001d5e:	b003      	add	sp, #12
 8001d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08001d70 <drawRect>:
void drawRect(void *ip, uint16_t x, uint16_t y, uint16_t w, uint16_t h, ssd1306_color_t color) {
 8001d70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d74:	b083      	sub	sp, #12
    if (
 8001d76:	297f      	cmp	r1, #127	; 0x7f
void drawRect(void *ip, uint16_t x, uint16_t y, uint16_t w, uint16_t h, ssd1306_color_t color) {
 8001d78:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
 8001d7c:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
    if (
 8001d80:	d831      	bhi.n	8001de6 <drawRect+0x76>
        x >= SSD1306_WIDTH ||
 8001d82:	2a3f      	cmp	r2, #63	; 0x3f
 8001d84:	4615      	mov	r5, r2
 8001d86:	d82e      	bhi.n	8001de6 <drawRect+0x76>
    if ((x + w) >= SSD1306_WIDTH) {
 8001d88:	440b      	add	r3, r1
    if ((y + h) >= SSD1306_HEIGHT) {
 8001d8a:	4490      	add	r8, r2
    if ((x + w) >= SSD1306_WIDTH) {
 8001d8c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d8e:	bfd4      	ite	le
 8001d90:	b29c      	uxthle	r4, r3
 8001d92:	2480      	movgt	r4, #128	; 0x80
    if ((y + h) >= SSD1306_HEIGHT) {
 8001d94:	f1b8 0f3f 	cmp.w	r8, #63	; 0x3f
 8001d98:	bfd4      	ite	le
 8001d9a:	fa1f f888 	uxthle.w	r8, r8
 8001d9e:	f04f 0840 	movgt.w	r8, #64	; 0x40
 8001da2:	460e      	mov	r6, r1
 8001da4:	4607      	mov	r7, r0
    drawLine(drvp, x, y, x + w, y, color);         /* Top line */
 8001da6:	e9cd 2900 	strd	r2, r9, [sp]
 8001daa:	4623      	mov	r3, r4
 8001dac:	f7ff fd88 	bl	80018c0 <drawLine>
    drawLine(drvp, x, y + h, x + w, y + h, color); /* Bottom line */
 8001db0:	4623      	mov	r3, r4
 8001db2:	4642      	mov	r2, r8
 8001db4:	4631      	mov	r1, r6
 8001db6:	4638      	mov	r0, r7
 8001db8:	e9cd 8900 	strd	r8, r9, [sp]
 8001dbc:	f7ff fd80 	bl	80018c0 <drawLine>
    drawLine(drvp, x, y, x, y + h, color);         /* Left line */
 8001dc0:	4633      	mov	r3, r6
 8001dc2:	4631      	mov	r1, r6
 8001dc4:	462a      	mov	r2, r5
 8001dc6:	4638      	mov	r0, r7
 8001dc8:	e9cd 8900 	strd	r8, r9, [sp]
 8001dcc:	f7ff fd78 	bl	80018c0 <drawLine>
    drawLine(drvp, x + w, y, x + w, y + h, color); /* Right line */
 8001dd0:	462a      	mov	r2, r5
 8001dd2:	4638      	mov	r0, r7
 8001dd4:	4623      	mov	r3, r4
 8001dd6:	4621      	mov	r1, r4
 8001dd8:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
}
 8001ddc:	b003      	add	sp, #12
 8001dde:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
    drawLine(drvp, x + w, y, x + w, y + h, color); /* Right line */
 8001de2:	f7ff bd6d 	b.w	80018c0 <drawLine>
}
 8001de6:	b003      	add	sp, #12
 8001de8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dec:	0000      	movs	r0, r0
	...

08001df0 <PUTC>:
static char PUTC(void *ip, char ch, const ssd1306_font_t *font, ssd1306_color_t color) {
 8001df0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001df4:	4690      	mov	r8, r2
 8001df6:	4605      	mov	r5, r0
  if (drvp->x + font->fw >= SSD1306_WIDTH ||
 8001df8:	7b02      	ldrb	r2, [r0, #12]
 8001dfa:	f898 0000 	ldrb.w	r0, [r8]
 8001dfe:	1817      	adds	r7, r2, r0
 8001e00:	2f7f      	cmp	r7, #127	; 0x7f
 8001e02:	dc43      	bgt.n	8001e8c <PUTC+0x9c>
      drvp->y + font->fh >= SSD1306_HEIGHT) {
 8001e04:	f898 4001 	ldrb.w	r4, [r8, #1]
 8001e08:	461e      	mov	r6, r3
 8001e0a:	7b6b      	ldrb	r3, [r5, #13]
 8001e0c:	4423      	add	r3, r4
  if (drvp->x + font->fw >= SSD1306_WIDTH ||
 8001e0e:	2b3f      	cmp	r3, #63	; 0x3f
 8001e10:	dc3c      	bgt.n	8001e8c <PUTC+0x9c>
  for (i = 0; i < font->fh; i++) {
 8001e12:	468a      	mov	sl, r1
 8001e14:	b3b4      	cbz	r4, 8001e84 <PUTC+0x94>
 8001e16:	f1a1 0b20 	sub.w	fp, r1, #32
 8001e1a:	2700      	movs	r7, #0
    b = font->dt[(ch - 32) * font->fh + i];
 8001e1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8001e20:	fb0b 7304 	mla	r3, fp, r4, r7
 8001e24:	f831 9013 	ldrh.w	r9, [r1, r3, lsl #1]
    for (j = 0; j < font->fw; j++) {
 8001e28:	b340      	cbz	r0, 8001e7c <PUTC+0x8c>
 8001e2a:	2400      	movs	r4, #0
 8001e2c:	e009      	b.n	8001e42 <PUTC+0x52>
        drawPixel(drvp, drvp->x + j, drvp->y + i, color);
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	4633      	mov	r3, r6
 8001e32:	f7ff fc65 	bl	8001700 <drawPixel>
    for (j = 0; j < font->fw; j++) {
 8001e36:	f898 0000 	ldrb.w	r0, [r8]
 8001e3a:	7b2a      	ldrb	r2, [r5, #12]
 8001e3c:	3401      	adds	r4, #1
 8001e3e:	4284      	cmp	r4, r0
 8001e40:	d21a      	bcs.n	8001e78 <PUTC+0x88>
      if ((b << j) & 0x8000) {
 8001e42:	fa09 f004 	lsl.w	r0, r9, r4
        drawPixel(drvp, drvp->x + j, drvp->y + i,(ssd1306_color_t)! color);
 8001e46:	eb02 0c04 	add.w	ip, r2, r4
        drawPixel(drvp, drvp->x + j, drvp->y + i, color);
 8001e4a:	7b6a      	ldrb	r2, [r5, #13]
        drawPixel(drvp, drvp->x + j, drvp->y + i,(ssd1306_color_t)! color);
 8001e4c:	fab6 f386 	clz	r3, r6
      if ((b << j) & 0x8000) {
 8001e50:	f410 4f00 	tst.w	r0, #32768	; 0x8000
        drawPixel(drvp, drvp->x + j, drvp->y + i, color);
 8001e54:	443a      	add	r2, r7
 8001e56:	fa5f f18c 	uxtb.w	r1, ip
 8001e5a:	4628      	mov	r0, r5
        drawPixel(drvp, drvp->x + j, drvp->y + i,(ssd1306_color_t)! color);
 8001e5c:	ea4f 1353 	mov.w	r3, r3, lsr #5
      if ((b << j) & 0x8000) {
 8001e60:	d1e5      	bne.n	8001e2e <PUTC+0x3e>
        drawPixel(drvp, drvp->x + j, drvp->y + i,(ssd1306_color_t)! color);
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	fa5f f18c 	uxtb.w	r1, ip
 8001e68:	f7ff fc4a 	bl	8001700 <drawPixel>
    for (j = 0; j < font->fw; j++) {
 8001e6c:	f898 0000 	ldrb.w	r0, [r8]
 8001e70:	7b2a      	ldrb	r2, [r5, #12]
 8001e72:	3401      	adds	r4, #1
 8001e74:	4284      	cmp	r4, r0
 8001e76:	d3e4      	bcc.n	8001e42 <PUTC+0x52>
 8001e78:	f898 4001 	ldrb.w	r4, [r8, #1]
  for (i = 0; i < font->fh; i++) {
 8001e7c:	3701      	adds	r7, #1
 8001e7e:	42a7      	cmp	r7, r4
 8001e80:	d3cc      	bcc.n	8001e1c <PUTC+0x2c>
 8001e82:	1817      	adds	r7, r2, r0
  drvp->x += font->fw;
 8001e84:	732f      	strb	r7, [r5, #12]
 8001e86:	4650      	mov	r0, sl
}
 8001e88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return 0;
 8001e8c:	2000      	movs	r0, #0
}
 8001e8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e92:	bf00      	nop
	...

08001ea0 <PUTS>:
static char PUTS(void *ip, char *str, const ssd1306_font_t *font, ssd1306_color_t color) {
 8001ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ea2:	460c      	mov	r4, r1
  while (*str) {
 8001ea4:	7809      	ldrb	r1, [r1, #0]
 8001ea6:	b181      	cbz	r1, 8001eca <PUTS+0x2a>
 8001ea8:	4607      	mov	r7, r0
 8001eaa:	4616      	mov	r6, r2
 8001eac:	461d      	mov	r5, r3
 8001eae:	e002      	b.n	8001eb6 <PUTS+0x16>
 8001eb0:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8001eb4:	b149      	cbz	r1, 8001eca <PUTS+0x2a>
    if (PUTC(ip, *str, font, color) != *str) {
 8001eb6:	462b      	mov	r3, r5
 8001eb8:	4632      	mov	r2, r6
 8001eba:	4638      	mov	r0, r7
 8001ebc:	f7ff ff98 	bl	8001df0 <PUTC>
 8001ec0:	7821      	ldrb	r1, [r4, #0]
 8001ec2:	4288      	cmp	r0, r1
 8001ec4:	d0f4      	beq.n	8001eb0 <PUTS+0x10>
}
 8001ec6:	4608      	mov	r0, r1
 8001ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
static char PUTS(void *ip, char *str, const ssd1306_font_t *font, ssd1306_color_t color) {
 8001eca:	2100      	movs	r1, #0
}
 8001ecc:	4608      	mov	r0, r1
 8001ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001ed0 <toggleInvert>:
  drvp->inv = !drvp->inv;
 8001ed0:	7b83      	ldrb	r3, [r0, #14]
 8001ed2:	fab3 f383 	clz	r3, r3
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	7383      	strb	r3, [r0, #14]
    if (idx % SSD1306_WIDTH_FIXED == 0) continue;
 8001eda:	f100 0110 	add.w	r1, r0, #16
  for (idx = 0; idx < sizeof(drvp->fb); idx++) {
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e006      	b.n	8001ef0 <toggleInvert+0x20>
    if (idx % SSD1306_WIDTH_FIXED == 0) continue;
 8001ee2:	f5b2 7ffe 	cmp.w	r2, #508	; 0x1fc
 8001ee6:	d902      	bls.n	8001eee <toggleInvert+0x1e>
    drvp->fb[idx] = ~drvp->fb[idx];
 8001ee8:	780a      	ldrb	r2, [r1, #0]
 8001eea:	43d2      	mvns	r2, r2
 8001eec:	700a      	strb	r2, [r1, #0]
 8001eee:	3101      	adds	r1, #1
  for (idx = 0; idx < sizeof(drvp->fb); idx++) {
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	ebc3 12c3 	rsb	r2, r3, r3, lsl #7
 8001ef8:	eb03 12c2 	add.w	r2, r3, r2, lsl #7
 8001efc:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
    if (idx % SSD1306_WIDTH_FIXED == 0) continue;
 8001f00:	b292      	uxth	r2, r2
  for (idx = 0; idx < sizeof(drvp->fb); idx++) {
 8001f02:	d1ee      	bne.n	8001ee2 <toggleInvert+0x12>
}
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
	...

08001f10 <_get.lto_priv.1>:

static msg_t _get(void *ip) {
  uint8_t b;
  MemoryStream *msp = ip;

  if (msp->eos - msp->offset <= 0)
 8001f10:	e9d0 1203 	ldrd	r1, r2, [r0, #12]
 8001f14:	4291      	cmp	r1, r2
static msg_t _get(void *ip) {
 8001f16:	4603      	mov	r3, r0
  if (msp->eos - msp->offset <= 0)
 8001f18:	d004      	beq.n	8001f24 <_get.lto_priv.1+0x14>
    return MSG_RESET;
  b = *(msp->buffer + msp->offset);
 8001f1a:	6841      	ldr	r1, [r0, #4]
 8001f1c:	5c88      	ldrb	r0, [r1, r2]
  msp->offset += 1;
 8001f1e:	3201      	adds	r2, #1
 8001f20:	611a      	str	r2, [r3, #16]
  return b;
 8001f22:	4770      	bx	lr
    return MSG_RESET;
 8001f24:	f06f 0001 	mvn.w	r0, #1
}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	0000      	movs	r0, r0
	...

08001f30 <_put.lto_priv.1>:
  if (msp->size - msp->eos <= 0)
 8001f30:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d006      	beq.n	8001f46 <_put.lto_priv.1+0x16>
  *(msp->buffer + msp->eos) = b;
 8001f38:	6842      	ldr	r2, [r0, #4]
 8001f3a:	54d1      	strb	r1, [r2, r3]
  msp->eos += 1;
 8001f3c:	68c3      	ldr	r3, [r0, #12]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	60c3      	str	r3, [r0, #12]
  return MSG_OK;
 8001f42:	2000      	movs	r0, #0
 8001f44:	4770      	bx	lr
    return MSG_RESET;
 8001f46:	f06f 0001 	mvn.w	r0, #1
}
 8001f4a:	4770      	bx	lr
 8001f4c:	0000      	movs	r0, r0
	...

08001f50 <chvprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8001f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 8001f54:	460b      	mov	r3, r1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8001f56:	b091      	sub	sp, #68	; 0x44
 8001f58:	4688      	mov	r8, r1
    c = *fmt++;
 8001f5a:	f813 1b01 	ldrb.w	r1, [r3], #1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8001f5e:	9202      	str	r2, [sp, #8]
    if (c == 0) {
 8001f60:	2900      	cmp	r1, #0
 8001f62:	f000 8309 	beq.w	8002578 <chvprintf+0x628>
 8001f66:	4682      	mov	sl, r0
  int n = 0;
 8001f68:	2600      	movs	r6, #0
 8001f6a:	e00c      	b.n	8001f86 <chvprintf+0x36>
      return n;
    }
    
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
 8001f6c:	f8da 2000 	ldr.w	r2, [sl]
 8001f70:	4650      	mov	r0, sl
 8001f72:	68d2      	ldr	r2, [r2, #12]
      n++;
 8001f74:	3601      	adds	r6, #1
 8001f76:	4698      	mov	r8, r3
      streamPut(chp, (uint8_t)c);
 8001f78:	4790      	blx	r2
    c = *fmt++;
 8001f7a:	4643      	mov	r3, r8
 8001f7c:	f813 1b01 	ldrb.w	r1, [r3], #1
    if (c == 0) {
 8001f80:	2900      	cmp	r1, #0
 8001f82:	f000 80c1 	beq.w	8002108 <chvprintf+0x1b8>
    if (c != '%') {
 8001f86:	2925      	cmp	r1, #37	; 0x25
 8001f88:	d1f0      	bne.n	8001f6c <chvprintf+0x1c>
    p = tmpbuf;
    s = tmpbuf;

    /* Alignment mode.*/
    left_align = false;
    if (*fmt == '-') {
 8001f8a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8001f8e:	2a2d      	cmp	r2, #45	; 0x2d
      fmt++;
 8001f90:	bf06      	itte	eq
 8001f92:	f108 0302 	addeq.w	r3, r8, #2
      left_align = true;
 8001f96:	2201      	moveq	r2, #1
    left_align = false;
 8001f98:	2200      	movne	r2, #0
 8001f9a:	9201      	str	r2, [sp, #4]
    }

    /* Sign mode.*/
    do_sign = false;
    if (*fmt == '+') {
 8001f9c:	781a      	ldrb	r2, [r3, #0]
 8001f9e:	2a2b      	cmp	r2, #43	; 0x2b
 8001fa0:	bf03      	ittte	eq
 8001fa2:	785a      	ldrbeq	r2, [r3, #1]
      fmt++;
      do_sign = true;
 8001fa4:	2701      	moveq	r7, #1
      fmt++;
 8001fa6:	19db      	addeq	r3, r3, r7
    do_sign = false;
 8001fa8:	2700      	movne	r7, #0
    }

    /* Filler mode.*/
    filler = ' ';
    if (*fmt == '0') {
 8001faa:	2a30      	cmp	r2, #48	; 0x30
      fmt++;
      filler = '0';
 8001fac:	bf05      	ittet	eq
 8001fae:	4615      	moveq	r5, r2
      fmt++;
 8001fb0:	785a      	ldrbeq	r2, [r3, #1]
    filler = ' ';
 8001fb2:	2520      	movne	r5, #32
      fmt++;
 8001fb4:	3301      	addeq	r3, #1
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 8001fb6:	2a2a      	cmp	r2, #42	; 0x2a
 8001fb8:	f040 80ad 	bne.w	8002116 <chvprintf+0x1c6>
      width = va_arg(ap, int);
      ++fmt;
      c = *fmt++;
 8001fbc:	785a      	ldrb	r2, [r3, #1]
      width = va_arg(ap, int);
 8001fbe:	9902      	ldr	r1, [sp, #8]
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
    if (c == '.') {
 8001fc0:	2a2e      	cmp	r2, #46	; 0x2e
      width = va_arg(ap, int);
 8001fc2:	f851 4b04 	ldr.w	r4, [r1], #4
      c = *fmt++;
 8001fc6:	f103 0802 	add.w	r8, r3, #2
    if (c == '.') {
 8001fca:	f000 80bb 	beq.w	8002144 <chvprintf+0x1f4>
    precision = 0;
 8001fce:	f04f 0b00 	mov.w	fp, #0
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8001fd2:	f002 03df 	and.w	r3, r2, #223	; 0xdf
 8001fd6:	2b4c      	cmp	r3, #76	; 0x4c
 8001fd8:	f000 80c6 	beq.w	8002168 <chvprintf+0x218>
      if (c == 0) {
        return n;
      }
    }
    else {
      is_long = (c >= 'A') && (c <= 'Z');
 8001fdc:	f1a2 0c44 	sub.w	ip, r2, #68	; 0x44
    }

    /* Command decoding.*/
    switch (c) {
 8001fe0:	4663      	mov	r3, ip
 8001fe2:	2b34      	cmp	r3, #52	; 0x34
 8001fe4:	f200 8254 	bhi.w	8002490 <chvprintf+0x540>
 8001fe8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001fec:	0252021b 	.word	0x0252021b
 8001ff0:	02520252 	.word	0x02520252
 8001ff4:	021b0252 	.word	0x021b0252
 8001ff8:	02520252 	.word	0x02520252
 8001ffc:	02520252 	.word	0x02520252
 8002000:	02190252 	.word	0x02190252
 8002004:	02520035 	.word	0x02520035
 8002008:	02520252 	.word	0x02520252
 800200c:	00930252 	.word	0x00930252
 8002010:	02520252 	.word	0x02520252
 8002014:	02520035 	.word	0x02520035
 8002018:	02520252 	.word	0x02520252
 800201c:	02520252 	.word	0x02520252
 8002020:	02520252 	.word	0x02520252
 8002024:	02520252 	.word	0x02520252
 8002028:	02040252 	.word	0x02040252
 800202c:	0252021b 	.word	0x0252021b
 8002030:	0252015b 	.word	0x0252015b
 8002034:	021b0252 	.word	0x021b0252
 8002038:	02520252 	.word	0x02520252
 800203c:	02520252 	.word	0x02520252
 8002040:	02190252 	.word	0x02190252
 8002044:	02520035 	.word	0x02520035
 8002048:	01340252 	.word	0x01340252
 800204c:	00930252 	.word	0x00930252
 8002050:	02520252 	.word	0x02520252
 8002054:	0035      	.short	0x0035
      if (c == 0) {
 8002056:	2310      	movs	r3, #16
unsigned_common:
      if (is_long) {
        l = va_arg(ap, unsigned long);
      }
      else {
        l = va_arg(ap, unsigned int);
 8002058:	460a      	mov	r2, r1
  q = p + MAX_FILLER;
 800205a:	f10d 0933 	add.w	r9, sp, #51	; 0x33
        l = va_arg(ap, unsigned int);
 800205e:	f852 7b04 	ldr.w	r7, [r2], #4
 8002062:	9202      	str	r2, [sp, #8]
  q = p + MAX_FILLER;
 8002064:	4649      	mov	r1, r9
 8002066:	e000      	b.n	800206a <chvprintf+0x11a>
  } while ((ll /= radix) != 0);
 8002068:	4601      	mov	r1, r0
    i = (int)(l % radix);
 800206a:	46bc      	mov	ip, r7
 800206c:	fbb7 f7f3 	udiv	r7, r7, r3
 8002070:	fb03 ce17 	mls	lr, r3, r7, ip
    i += '0';
 8002074:	f10e 0230 	add.w	r2, lr, #48	; 0x30
    if (i > '9') {
 8002078:	2a39      	cmp	r2, #57	; 0x39
      i += 'A' - '0' - 10;
 800207a:	bfc8      	it	gt
 800207c:	f10e 0237 	addgt.w	r2, lr, #55	; 0x37
    *--q = i;
 8002080:	b2d2      	uxtb	r2, r2
  } while ((ll /= radix) != 0);
 8002082:	459c      	cmp	ip, r3
    *--q = i;
 8002084:	f101 30ff 	add.w	r0, r1, #4294967295
 8002088:	f801 2c01 	strb.w	r2, [r1, #-1]
  } while ((ll /= radix) != 0);
 800208c:	d2ec      	bcs.n	8002068 <chvprintf+0x118>
  i = (int)(p + MAX_FILLER - q);
 800208e:	ab0a      	add	r3, sp, #40	; 0x28
 8002090:	9303      	str	r3, [sp, #12]
 8002092:	eba9 0000 	sub.w	r0, r9, r0
 8002096:	e001      	b.n	800209c <chvprintf+0x14c>
 8002098:	f811 2b01 	ldrb.w	r2, [r1], #1
    *p++ = *q++;
 800209c:	f803 2b01 	strb.w	r2, [r3], #1
  while (--i);
 80020a0:	4549      	cmp	r1, r9
 80020a2:	d1f9      	bne.n	8002098 <chvprintf+0x148>
    s = tmpbuf;
 80020a4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80020a8:	1a24      	subs	r4, r4, r0
 80020aa:	f100 3bff 	add.w	fp, r0, #4294967295
    }
    i = (int)(p - s);
    if ((width -= i) < 0) {
      width = 0;
    }
    if (left_align == false) {
 80020ae:	9b01      	ldr	r3, [sp, #4]
 80020b0:	ea24 77e4 	bic.w	r7, r4, r4, asr #31
 80020b4:	b923      	cbnz	r3, 80020c0 <chvprintf+0x170>
      width = -width;
    }
    if (width < 0) {
 80020b6:	2c00      	cmp	r4, #0
      width = -width;
 80020b8:	f1c7 0700 	rsb	r7, r7, #0
    if (width < 0) {
 80020bc:	f300 8200 	bgt.w	80024c0 <chvprintf+0x570>
      do {
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 80020c0:	f1bb 0f00 	cmp.w	fp, #0
 80020c4:	db0d      	blt.n	80020e2 <chvprintf+0x192>
 80020c6:	f10b 0401 	add.w	r4, fp, #1
 80020ca:	444c      	add	r4, r9
      streamPut(chp, (uint8_t)*s++);
 80020cc:	f8da 3000 	ldr.w	r3, [sl]
 80020d0:	f819 1b01 	ldrb.w	r1, [r9], #1
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	4650      	mov	r0, sl
 80020d8:	4798      	blx	r3
    while (--i >= 0) {
 80020da:	45a1      	cmp	r9, r4
 80020dc:	d1f6      	bne.n	80020cc <chvprintf+0x17c>
 80020de:	3601      	adds	r6, #1
 80020e0:	445e      	add	r6, fp
      n++;
    }

    while (width) {
 80020e2:	2f00      	cmp	r7, #0
 80020e4:	f43f af49 	beq.w	8001f7a <chvprintf+0x2a>
 80020e8:	463c      	mov	r4, r7
      streamPut(chp, (uint8_t)filler);
 80020ea:	f8da 3000 	ldr.w	r3, [sl]
 80020ee:	4629      	mov	r1, r5
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	4650      	mov	r0, sl
 80020f4:	4798      	blx	r3
    while (width) {
 80020f6:	3c01      	subs	r4, #1
 80020f8:	d1f7      	bne.n	80020ea <chvprintf+0x19a>
    c = *fmt++;
 80020fa:	4643      	mov	r3, r8
 80020fc:	443e      	add	r6, r7
 80020fe:	f813 1b01 	ldrb.w	r1, [r3], #1
    if (c == 0) {
 8002102:	2900      	cmp	r1, #0
 8002104:	f47f af3f 	bne.w	8001f86 <chvprintf+0x36>
 8002108:	4633      	mov	r3, r6
      n++;
      width--;
    }
  }
}
 800210a:	4618      	mov	r0, r3
 800210c:	b011      	add	sp, #68	; 0x44
 800210e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (c == 0) {
 8002112:	230a      	movs	r3, #10
 8002114:	e7a0      	b.n	8002058 <chvprintf+0x108>
        c = *fmt++;
 8002116:	f103 0801 	add.w	r8, r3, #1
        if (c == 0) {
 800211a:	2a00      	cmp	r2, #0
 800211c:	d0f4      	beq.n	8002108 <chvprintf+0x1b8>
      width = 0;
 800211e:	2400      	movs	r4, #0
 8002120:	e005      	b.n	800212e <chvprintf+0x1de>
        c = *fmt++;
 8002122:	f818 2b01 	ldrb.w	r2, [r8], #1
          width = width * 10 + c;
 8002126:	eb03 0441 	add.w	r4, r3, r1, lsl #1
        if (c == 0) {
 800212a:	2a00      	cmp	r2, #0
 800212c:	d0ec      	beq.n	8002108 <chvprintf+0x1b8>
        if (c >= '0' && c <= '9') {
 800212e:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b09      	cmp	r3, #9
          width = width * 10 + c;
 8002136:	eb04 0184 	add.w	r1, r4, r4, lsl #2
        if (c >= '0' && c <= '9') {
 800213a:	d9f2      	bls.n	8002122 <chvprintf+0x1d2>
    if (c == '.') {
 800213c:	2a2e      	cmp	r2, #46	; 0x2e
        if (c >= '0' && c <= '9') {
 800213e:	9902      	ldr	r1, [sp, #8]
    if (c == '.') {
 8002140:	f47f af45 	bne.w	8001fce <chvprintf+0x7e>
      c = *fmt++;
 8002144:	f898 2000 	ldrb.w	r2, [r8]
      if (c == 0) {
 8002148:	2a00      	cmp	r2, #0
 800214a:	d0dd      	beq.n	8002108 <chvprintf+0x1b8>
      if (c == '*') {
 800214c:	2a2a      	cmp	r2, #42	; 0x2a
 800214e:	f040 81a4 	bne.w	800249a <chvprintf+0x54a>
        c = *fmt++;
 8002152:	f898 2001 	ldrb.w	r2, [r8, #1]
        precision = va_arg(ap, int);
 8002156:	f851 bb04 	ldr.w	fp, [r1], #4
    if (c == 'l' || c == 'L') {
 800215a:	f002 03df 	and.w	r3, r2, #223	; 0xdf
 800215e:	2b4c      	cmp	r3, #76	; 0x4c
        c = *fmt++;
 8002160:	f108 0802 	add.w	r8, r8, #2
    if (c == 'l' || c == 'L') {
 8002164:	f47f af3a 	bne.w	8001fdc <chvprintf+0x8c>
      c = *fmt++;
 8002168:	f818 2b01 	ldrb.w	r2, [r8], #1
      if (c == 0) {
 800216c:	2a00      	cmp	r2, #0
 800216e:	d0cb      	beq.n	8002108 <chvprintf+0x1b8>
    switch (c) {
 8002170:	f1a2 0344 	sub.w	r3, r2, #68	; 0x44
 8002174:	2b34      	cmp	r3, #52	; 0x34
 8002176:	f200 818b 	bhi.w	8002490 <chvprintf+0x540>
 800217a:	a001      	add	r0, pc, #4	; (adr r0, 8002180 <chvprintf+0x230>)
 800217c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002180:	08002423 	.word	0x08002423
 8002184:	08002491 	.word	0x08002491
 8002188:	08002491 	.word	0x08002491
 800218c:	08002491 	.word	0x08002491
 8002190:	08002491 	.word	0x08002491
 8002194:	08002423 	.word	0x08002423
 8002198:	08002491 	.word	0x08002491
 800219c:	08002491 	.word	0x08002491
 80021a0:	08002491 	.word	0x08002491
 80021a4:	08002491 	.word	0x08002491
 80021a8:	08002491 	.word	0x08002491
 80021ac:	0800241f 	.word	0x0800241f
 80021b0:	08002057 	.word	0x08002057
 80021b4:	08002491 	.word	0x08002491
 80021b8:	08002491 	.word	0x08002491
 80021bc:	08002491 	.word	0x08002491
 80021c0:	08002491 	.word	0x08002491
 80021c4:	08002113 	.word	0x08002113
 80021c8:	08002491 	.word	0x08002491
 80021cc:	08002491 	.word	0x08002491
 80021d0:	08002057 	.word	0x08002057
 80021d4:	08002491 	.word	0x08002491
 80021d8:	08002491 	.word	0x08002491
 80021dc:	08002491 	.word	0x08002491
 80021e0:	08002491 	.word	0x08002491
 80021e4:	08002491 	.word	0x08002491
 80021e8:	08002491 	.word	0x08002491
 80021ec:	08002491 	.word	0x08002491
 80021f0:	08002491 	.word	0x08002491
 80021f4:	08002491 	.word	0x08002491
 80021f8:	08002491 	.word	0x08002491
 80021fc:	080023f5 	.word	0x080023f5
 8002200:	08002423 	.word	0x08002423
 8002204:	08002491 	.word	0x08002491
 8002208:	080022a3 	.word	0x080022a3
 800220c:	08002491 	.word	0x08002491
 8002210:	08002491 	.word	0x08002491
 8002214:	08002423 	.word	0x08002423
 8002218:	08002491 	.word	0x08002491
 800221c:	08002491 	.word	0x08002491
 8002220:	08002491 	.word	0x08002491
 8002224:	08002491 	.word	0x08002491
 8002228:	08002491 	.word	0x08002491
 800222c:	0800241f 	.word	0x0800241f
 8002230:	08002057 	.word	0x08002057
 8002234:	08002491 	.word	0x08002491
 8002238:	08002491 	.word	0x08002491
 800223c:	08002255 	.word	0x08002255
 8002240:	08002491 	.word	0x08002491
 8002244:	08002113 	.word	0x08002113
 8002248:	08002491 	.word	0x08002491
 800224c:	08002491 	.word	0x08002491
 8002250:	08002057 	.word	0x08002057
      if ((s = va_arg(ap, char *)) == 0) {
 8002254:	460b      	mov	r3, r1
 8002256:	f853 9b04 	ldr.w	r9, [r3], #4
 800225a:	9302      	str	r3, [sp, #8]
 800225c:	f1b9 0f00 	cmp.w	r9, #0
 8002260:	f000 8165 	beq.w	800252e <chvprintf+0x5de>
 8002264:	f899 2000 	ldrb.w	r2, [r9]
      if (precision == 0) {
 8002268:	f1bb 0f00 	cmp.w	fp, #0
 800226c:	f000 8171 	beq.w	8002552 <chvprintf+0x602>
      for (p = s; *p && (--precision >= 0); p++)
 8002270:	2a00      	cmp	r2, #0
 8002272:	f000 8170 	beq.w	8002556 <chvprintf+0x606>
 8002276:	f1bb 0b01 	subs.w	fp, fp, #1
 800227a:	f100 816c 	bmi.w	8002556 <chvprintf+0x606>
 800227e:	464a      	mov	r2, r9
 8002280:	e002      	b.n	8002288 <chvprintf+0x338>
 8002282:	eb11 0f0b 	cmn.w	r1, fp
 8002286:	d405      	bmi.n	8002294 <chvprintf+0x344>
 8002288:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800228c:	eba9 0102 	sub.w	r1, r9, r2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1f6      	bne.n	8002282 <chvprintf+0x332>
 8002294:	eba2 0209 	sub.w	r2, r2, r9
 8002298:	1aa4      	subs	r4, r4, r2
 800229a:	f102 3bff 	add.w	fp, r2, #4294967295
      filler = ' ';
 800229e:	2520      	movs	r5, #32
 80022a0:	e705      	b.n	80020ae <chvprintf+0x15e>
      f = (float) va_arg(ap, double);
 80022a2:	3107      	adds	r1, #7
 80022a4:	f021 0307 	bic.w	r3, r1, #7
 80022a8:	e8f3 0102 	ldrd	r0, r1, [r3], #8
 80022ac:	9302      	str	r3, [sp, #8]
 80022ae:	f7fe fcbd 	bl	8000c2c <__aeabi_d2f>
      if (f < 0) {
 80022b2:	2100      	movs	r1, #0
      f = (float) va_arg(ap, double);
 80022b4:	4681      	mov	r9, r0
      if (f < 0) {
 80022b6:	f7fe ffb5 	bl	8001224 <__aeabi_fcmplt>
 80022ba:	2800      	cmp	r0, #0
 80022bc:	f040 8114 	bne.w	80024e8 <chvprintf+0x598>
        if (do_sign) {
 80022c0:	2f00      	cmp	r7, #0
 80022c2:	f000 8155 	beq.w	8002570 <chvprintf+0x620>
          *p++ = '+';
 80022c6:	232b      	movs	r3, #43	; 0x2b
 80022c8:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 80022cc:	f10d 0329 	add.w	r3, sp, #41	; 0x29
 80022d0:	9306      	str	r3, [sp, #24]
 80022d2:	ab0a      	add	r3, sp, #40	; 0x28
 80022d4:	9303      	str	r3, [sp, #12]
      p = ftoa(p, f, precision);
 80022d6:	4648      	mov	r0, r9
 80022d8:	f7fe f978 	bl	80005cc <__aeabi_f2d>
  if ((precision == 0) || (precision > FLOAT_PRECISION)) {
 80022dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80022e0:	f1bb 0f08 	cmp.w	fp, #8
      p = ftoa(p, f, precision);
 80022e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  if ((precision == 0) || (precision > FLOAT_PRECISION)) {
 80022e8:	f200 812a 	bhi.w	8002540 <chvprintf+0x5f0>
 80022ec:	4ba8      	ldr	r3, [pc, #672]	; (8002590 <chvprintf+0x640>)
 80022ee:	4fa9      	ldr	r7, [pc, #676]	; (8002594 <chvprintf+0x644>)
 80022f0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80022f4:	9307      	str	r3, [sp, #28]
 80022f6:	4618      	mov	r0, r3
 80022f8:	469b      	mov	fp, r3
 80022fa:	f7fe f945 	bl	8000588 <__aeabi_ui2d>
 80022fe:	465b      	mov	r3, fp
 8002300:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002304:	fba7 3703 	umull	r3, r7, r7, r3
 8002308:	08ff      	lsrs	r7, r7, #3
  l = (long)num;
 800230a:	4648      	mov	r0, r9
 800230c:	f7fe ffb2 	bl	8001274 <__aeabi_f2iz>
  q = p + MAX_FILLER;
 8002310:	9b06      	ldr	r3, [sp, #24]
    i = (int)(l % radix);
 8002312:	f8df e280 	ldr.w	lr, [pc, #640]	; 8002594 <chvprintf+0x644>
  q = p + MAX_FILLER;
 8002316:	f103 090b 	add.w	r9, r3, #11
  l = num;
 800231a:	4601      	mov	r1, r0
  q = p + MAX_FILLER;
 800231c:	464a      	mov	r2, r9
    i = (int)(l % radix);
 800231e:	fbae c301 	umull	ip, r3, lr, r1
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	eb03 0b83 	add.w	fp, r3, r3, lsl #2
 8002328:	469c      	mov	ip, r3
 800232a:	eba1 034b 	sub.w	r3, r1, fp, lsl #1
    i += '0';
 800232e:	3330      	adds	r3, #48	; 0x30
    i = (int)(l % radix);
 8002330:	468b      	mov	fp, r1
    *--q = i;
 8002332:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 8002334:	f1bb 0f09 	cmp.w	fp, #9
    *--q = i;
 8002338:	f802 3d01 	strb.w	r3, [r2, #-1]!
    l /= radix;
 800233c:	4661      	mov	r1, ip
  } while ((ll /= radix) != 0);
 800233e:	d8ee      	bhi.n	800231e <chvprintf+0x3ce>
  i = (int)(p + MAX_FILLER - q);
 8002340:	9906      	ldr	r1, [sp, #24]
 8002342:	eba9 0902 	sub.w	r9, r9, r2
 8002346:	eb01 0c09 	add.w	ip, r1, r9
 800234a:	e001      	b.n	8002350 <chvprintf+0x400>
 800234c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    *p++ = *q++;
 8002350:	f801 3b01 	strb.w	r3, [r1], #1
  while (--i);
 8002354:	4561      	cmp	r1, ip
 8002356:	d1f9      	bne.n	800234c <chvprintf+0x3fc>
 8002358:	9a06      	ldr	r2, [sp, #24]
  *p++ = '.';
 800235a:	232e      	movs	r3, #46	; 0x2e
 800235c:	f109 39ff 	add.w	r9, r9, #4294967295
 8002360:	444a      	add	r2, r9
 8002362:	700b      	strb	r3, [r1, #0]
 8002364:	4693      	mov	fp, r2
  l = (long)((num - l) * precision);
 8002366:	f7fe f91f 	bl	80005a8 <__aeabi_i2d>
 800236a:	4602      	mov	r2, r0
 800236c:	460b      	mov	r3, r1
 800236e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002372:	f7fd ffcb 	bl	800030c <__aeabi_dsub>
 8002376:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800237a:	f7fe f97f 	bl	800067c <__aeabi_dmul>
 800237e:	f7fe fc2d 	bl	8000bdc <__aeabi_d2iz>
    ll = num;
 8002382:	9b07      	ldr	r3, [sp, #28]
    i = (int)(l % radix);
 8002384:	4983      	ldr	r1, [pc, #524]	; (8002594 <chvprintf+0x644>)
  q = p + MAX_FILLER;
 8002386:	f10b 0e0d 	add.w	lr, fp, #13
    ll = num;
 800238a:	2b09      	cmp	r3, #9
 800238c:	bf98      	it	ls
 800238e:	4607      	movls	r7, r0
  *p++ = '.';
 8002390:	f10b 0302 	add.w	r3, fp, #2
  q = p + MAX_FILLER;
 8002394:	4672      	mov	r2, lr
  *p++ = '.';
 8002396:	9306      	str	r3, [sp, #24]
    i = (int)(l % radix);
 8002398:	fba1 c300 	umull	ip, r3, r1, r0
 800239c:	08db      	lsrs	r3, r3, #3
 800239e:	eb03 0983 	add.w	r9, r3, r3, lsl #2
 80023a2:	469c      	mov	ip, r3
 80023a4:	eba0 0349 	sub.w	r3, r0, r9, lsl #1
    i += '0';
 80023a8:	3330      	adds	r3, #48	; 0x30
  } while ((ll /= radix) != 0);
 80023aa:	46b9      	mov	r9, r7
    *--q = i;
 80023ac:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 80023ae:	fba1 0707 	umull	r0, r7, r1, r7
 80023b2:	f1b9 0f09 	cmp.w	r9, #9
    *--q = i;
 80023b6:	f802 3d01 	strb.w	r3, [r2, #-1]!
    l /= radix;
 80023ba:	4660      	mov	r0, ip
  } while ((ll /= radix) != 0);
 80023bc:	ea4f 07d7 	mov.w	r7, r7, lsr #3
 80023c0:	d8ea      	bhi.n	8002398 <chvprintf+0x448>
  i = (int)(p + MAX_FILLER - q);
 80023c2:	ebae 0902 	sub.w	r9, lr, r2
 80023c6:	f109 0102 	add.w	r1, r9, #2
 80023ca:	448b      	add	fp, r1
 80023cc:	9906      	ldr	r1, [sp, #24]
 80023ce:	e001      	b.n	80023d4 <chvprintf+0x484>
 80023d0:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    *p++ = *q++;
 80023d4:	f801 3b01 	strb.w	r3, [r1], #1
  while (--i);
 80023d8:	4559      	cmp	r1, fp
 80023da:	d1f9      	bne.n	80023d0 <chvprintf+0x480>
 80023dc:	9b06      	ldr	r3, [sp, #24]
 80023de:	444b      	add	r3, r9
 80023e0:	4699      	mov	r9, r3
 80023e2:	9b03      	ldr	r3, [sp, #12]
 80023e4:	eba9 0903 	sub.w	r9, r9, r3
 80023e8:	eba4 0409 	sub.w	r4, r4, r9
 80023ec:	f109 3bff 	add.w	fp, r9, #4294967295
    s = tmpbuf;
 80023f0:	4699      	mov	r9, r3
 80023f2:	e65c      	b.n	80020ae <chvprintf+0x15e>
      *p++ = va_arg(ap, int);
 80023f4:	460a      	mov	r2, r1
 80023f6:	3c01      	subs	r4, #1
 80023f8:	f852 3b04 	ldr.w	r3, [r2], #4
 80023fc:	9202      	str	r2, [sp, #8]
 80023fe:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
      filler = ' ';
 8002402:	2520      	movs	r5, #32
    if (left_align == false) {
 8002404:	9b01      	ldr	r3, [sp, #4]
 8002406:	ea24 77e4 	bic.w	r7, r4, r4, asr #31
 800240a:	b91b      	cbnz	r3, 8002414 <chvprintf+0x4c4>
    if (width < 0) {
 800240c:	2c00      	cmp	r4, #0
      width = -width;
 800240e:	f1c7 0700 	rsb	r7, r7, #0
    if (width < 0) {
 8002412:	dc76      	bgt.n	8002502 <chvprintf+0x5b2>
    if (left_align == false) {
 8002414:	f04f 0b00 	mov.w	fp, #0
 8002418:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 800241c:	e653      	b.n	80020c6 <chvprintf+0x176>
      if (c == 0) {
 800241e:	2308      	movs	r3, #8
 8002420:	e61a      	b.n	8002058 <chvprintf+0x108>
        l = va_arg(ap, int);
 8002422:	460b      	mov	r3, r1
 8002424:	f853 1b04 	ldr.w	r1, [r3], #4
 8002428:	9302      	str	r3, [sp, #8]
      if (l < 0) {
 800242a:	2900      	cmp	r1, #0
 800242c:	db60      	blt.n	80024f0 <chvprintf+0x5a0>
        if (do_sign) {
 800242e:	2f00      	cmp	r7, #0
 8002430:	f000 809b 	beq.w	800256a <chvprintf+0x61a>
          *p++ = '+';
 8002434:	232b      	movs	r3, #43	; 0x2b
 8002436:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 800243a:	ab0a      	add	r3, sp, #40	; 0x28
 800243c:	f10d 0229 	add.w	r2, sp, #41	; 0x29
 8002440:	9303      	str	r3, [sp, #12]
  q = p + MAX_FILLER;
 8002442:	f102 0c0b 	add.w	ip, r2, #11
    i = (int)(l % radix);
 8002446:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8002594 <chvprintf+0x644>
  q = p + MAX_FILLER;
 800244a:	4660      	mov	r0, ip
    i = (int)(l % radix);
 800244c:	fbae 7301 	umull	r7, r3, lr, r1
 8002450:	08db      	lsrs	r3, r3, #3
 8002452:	eb03 0983 	add.w	r9, r3, r3, lsl #2
 8002456:	461f      	mov	r7, r3
 8002458:	eba1 0349 	sub.w	r3, r1, r9, lsl #1
    i += '0';
 800245c:	3330      	adds	r3, #48	; 0x30
    i = (int)(l % radix);
 800245e:	4689      	mov	r9, r1
    *--q = i;
 8002460:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 8002462:	f1b9 0f09 	cmp.w	r9, #9
    *--q = i;
 8002466:	f800 3d01 	strb.w	r3, [r0, #-1]!
    l /= radix;
 800246a:	4639      	mov	r1, r7
  } while ((ll /= radix) != 0);
 800246c:	dcee      	bgt.n	800244c <chvprintf+0x4fc>
  i = (int)(p + MAX_FILLER - q);
 800246e:	ebac 0100 	sub.w	r1, ip, r0
 8002472:	4411      	add	r1, r2
 8002474:	e001      	b.n	800247a <chvprintf+0x52a>
 8002476:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    *p++ = *q++;
 800247a:	f802 3b01 	strb.w	r3, [r2], #1
  while (--i);
 800247e:	428a      	cmp	r2, r1
 8002480:	d1f9      	bne.n	8002476 <chvprintf+0x526>
 8002482:	9b03      	ldr	r3, [sp, #12]
 8002484:	1ad2      	subs	r2, r2, r3
 8002486:	1aa4      	subs	r4, r4, r2
 8002488:	f102 3bff 	add.w	fp, r2, #4294967295
    s = tmpbuf;
 800248c:	4699      	mov	r9, r3
 800248e:	e60e      	b.n	80020ae <chvprintf+0x15e>
      *p++ = c;
 8002490:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
      break;
 8002494:	3c01      	subs	r4, #1
      *p++ = c;
 8002496:	9102      	str	r1, [sp, #8]
 8002498:	e7b4      	b.n	8002404 <chvprintf+0x4b4>
      c = *fmt++;
 800249a:	f108 0801 	add.w	r8, r8, #1
    precision = 0;
 800249e:	f04f 0b00 	mov.w	fp, #0
        while (c >= '0' && c <= '9') {
 80024a2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b09      	cmp	r3, #9
          precision = precision * 10 + c;
 80024aa:	eb0b 008b 	add.w	r0, fp, fp, lsl #2
        while (c >= '0' && c <= '9') {
 80024ae:	f63f ad90 	bhi.w	8001fd2 <chvprintf+0x82>
          c = *fmt++;
 80024b2:	f818 2b01 	ldrb.w	r2, [r8], #1
          precision = precision * 10 + c;
 80024b6:	eb03 0b40 	add.w	fp, r3, r0, lsl #1
          if (c == 0) {
 80024ba:	2a00      	cmp	r2, #0
 80024bc:	d1f1      	bne.n	80024a2 <chvprintf+0x552>
 80024be:	e623      	b.n	8002108 <chvprintf+0x1b8>
      width = -width;
 80024c0:	463c      	mov	r4, r7
      if (*s == '-' && filler == '0') {
 80024c2:	f899 1000 	ldrb.w	r1, [r9]
 80024c6:	292d      	cmp	r1, #45	; 0x2d
 80024c8:	d024      	beq.n	8002514 <chvprintf+0x5c4>
        streamPut(chp, (uint8_t)filler);
 80024ca:	f8da 3000 	ldr.w	r3, [sl]
 80024ce:	4629      	mov	r1, r5
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	4650      	mov	r0, sl
 80024d4:	4798      	blx	r3
      } while (++width != 0);
 80024d6:	3701      	adds	r7, #1
 80024d8:	d1f7      	bne.n	80024ca <chvprintf+0x57a>
    while (--i >= 0) {
 80024da:	f1bb 0f00 	cmp.w	fp, #0
 80024de:	eba6 0604 	sub.w	r6, r6, r4
 80024e2:	f6bf adf0 	bge.w	80020c6 <chvprintf+0x176>
 80024e6:	e548      	b.n	8001f7a <chvprintf+0x2a>
        f = -f;
 80024e8:	f109 4900 	add.w	r9, r9, #2147483648	; 0x80000000
        *p++ = '-';
 80024ec:	232d      	movs	r3, #45	; 0x2d
 80024ee:	e6eb      	b.n	80022c8 <chvprintf+0x378>
        *p++ = '-';
 80024f0:	232d      	movs	r3, #45	; 0x2d
 80024f2:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
        l = -l;
 80024f6:	ab0a      	add	r3, sp, #40	; 0x28
 80024f8:	4249      	negs	r1, r1
        *p++ = '-';
 80024fa:	f10d 0229 	add.w	r2, sp, #41	; 0x29
 80024fe:	9303      	str	r3, [sp, #12]
 8002500:	e79f      	b.n	8002442 <chvprintf+0x4f2>
      if (*s == '-' && filler == '0') {
 8002502:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28
    if (width < 0) {
 8002506:	f8dd b004 	ldr.w	fp, [sp, #4]
      if (*s == '-' && filler == '0') {
 800250a:	292d      	cmp	r1, #45	; 0x2d
    if (width < 0) {
 800250c:	f10d 0928 	add.w	r9, sp, #40	; 0x28
      width = -width;
 8002510:	463c      	mov	r4, r7
      if (*s == '-' && filler == '0') {
 8002512:	d1da      	bne.n	80024ca <chvprintf+0x57a>
 8002514:	2d30      	cmp	r5, #48	; 0x30
 8002516:	d1d8      	bne.n	80024ca <chvprintf+0x57a>
        streamPut(chp, (uint8_t)*s++);
 8002518:	f8da 2000 	ldr.w	r2, [sl]
 800251c:	4650      	mov	r0, sl
 800251e:	68d2      	ldr	r2, [r2, #12]
 8002520:	4790      	blx	r2
 8002522:	f109 0901 	add.w	r9, r9, #1
        n++;
 8002526:	3601      	adds	r6, #1
        i--;
 8002528:	f10b 3bff 	add.w	fp, fp, #4294967295
 800252c:	e7cd      	b.n	80024ca <chvprintf+0x57a>
        s = "(null)";
 800252e:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80025a0 <chvprintf+0x650>
      if (precision == 0) {
 8002532:	f1bb 0f00 	cmp.w	fp, #0
 8002536:	f47f ae9e 	bne.w	8002276 <chvprintf+0x326>
      for (p = s; *p && (--precision >= 0); p++)
 800253a:	f647 7bfe 	movw	fp, #32766	; 0x7ffe
 800253e:	e69e      	b.n	800227e <chvprintf+0x32e>
  if ((precision == 0) || (precision > FLOAT_PRECISION)) {
 8002540:	a311      	add	r3, pc, #68	; (adr r3, 8002588 <chvprintf+0x638>)
 8002542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002546:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800254a:	4b13      	ldr	r3, [pc, #76]	; (8002598 <chvprintf+0x648>)
 800254c:	4f13      	ldr	r7, [pc, #76]	; (800259c <chvprintf+0x64c>)
 800254e:	9307      	str	r3, [sp, #28]
 8002550:	e6db      	b.n	800230a <chvprintf+0x3ba>
      for (p = s; *p && (--precision >= 0); p++)
 8002552:	2a00      	cmp	r2, #0
 8002554:	d1f1      	bne.n	800253a <chvprintf+0x5ea>
    if (left_align == false) {
 8002556:	9b01      	ldr	r3, [sp, #4]
 8002558:	ea24 77e4 	bic.w	r7, r4, r4, asr #31
 800255c:	b91b      	cbnz	r3, 8002566 <chvprintf+0x616>
    if (width < 0) {
 800255e:	2c00      	cmp	r4, #0
      width = -width;
 8002560:	f1c7 0700 	rsb	r7, r7, #0
    if (width < 0) {
 8002564:	dc0a      	bgt.n	800257c <chvprintf+0x62c>
    if (left_align == false) {
 8002566:	2520      	movs	r5, #32
 8002568:	e5bb      	b.n	80020e2 <chvprintf+0x192>
    p = tmpbuf;
 800256a:	aa0a      	add	r2, sp, #40	; 0x28
 800256c:	9203      	str	r2, [sp, #12]
 800256e:	e768      	b.n	8002442 <chvprintf+0x4f2>
 8002570:	ab0a      	add	r3, sp, #40	; 0x28
 8002572:	9303      	str	r3, [sp, #12]
 8002574:	9306      	str	r3, [sp, #24]
 8002576:	e6ae      	b.n	80022d6 <chvprintf+0x386>
  int n = 0;
 8002578:	460b      	mov	r3, r1
 800257a:	e5c6      	b.n	800210a <chvprintf+0x1ba>
      width = -width;
 800257c:	463c      	mov	r4, r7
    if (width < 0) {
 800257e:	2520      	movs	r5, #32
 8002580:	f04f 3bff 	mov.w	fp, #4294967295
 8002584:	e79d      	b.n	80024c2 <chvprintf+0x572>
 8002586:	bf00      	nop
 8002588:	00000000 	.word	0x00000000
 800258c:	41cdcd65 	.word	0x41cdcd65
 8002590:	0800968c 	.word	0x0800968c
 8002594:	cccccccd 	.word	0xcccccccd
 8002598:	3b9aca00 	.word	0x3b9aca00
 800259c:	05f5e100 	.word	0x05f5e100
 80025a0:	0800788c 	.word	0x0800788c
	...

080025b0 <_port_irq_epilogue>:
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80025b0:	2320      	movs	r3, #32
 80025b2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80025b6:	4b0d      	ldr	r3, [pc, #52]	; (80025ec <_port_irq_epilogue+0x3c>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80025be:	d102      	bne.n	80025c6 <_port_irq_epilogue+0x16>
 80025c0:	f383 8811 	msr	BASEPRI, r3
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 80025c4:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80025c6:	f3ef 8309 	mrs	r3, PSP
    s_psp -= sizeof (struct port_extctx);
 80025ca:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 80025cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025d0:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80025d2:	f383 8809 	msr	PSP, r3
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.queue);
 80025d6:	4a06      	ldr	r2, [pc, #24]	; (80025f0 <_port_irq_epilogue+0x40>)
 80025d8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->prio;
 80025da:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
 80025dc:	6889      	ldr	r1, [r1, #8]
 80025de:	6892      	ldr	r2, [r2, #8]
 80025e0:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
 80025e2:	bf8c      	ite	hi
 80025e4:	4a03      	ldrhi	r2, [pc, #12]	; (80025f4 <_port_irq_epilogue+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
 80025e6:	4a04      	ldrls	r2, [pc, #16]	; (80025f8 <_port_irq_epilogue+0x48>)
 80025e8:	619a      	str	r2, [r3, #24]
 80025ea:	4770      	bx	lr
 80025ec:	e000ed00 	.word	0xe000ed00
 80025f0:	20001218 	.word	0x20001218
 80025f4:	080002eb 	.word	0x080002eb
 80025f8:	080002fe 	.word	0x080002fe
 80025fc:	00000000 	.word	0x00000000

08002600 <_stats_increase_irq>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002600:	2320      	movs	r3, #32
 8002602:	f383 8811 	msr	BASEPRI, r3
 * @brief   Increases the IRQ counter.
 */
void _stats_increase_irq(void) {

  port_lock_from_isr();
  ch.kernel_stats.n_irq++;
 8002606:	4a05      	ldr	r2, [pc, #20]	; (800261c <_stats_increase_irq+0x1c>)
 8002608:	f8d2 30a0 	ldr.w	r3, [r2, #160]	; 0xa0
 800260c:	3301      	adds	r3, #1
 800260e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 8002612:	2300      	movs	r3, #0
 8002614:	f383 8811 	msr	BASEPRI, r3
  port_unlock_from_isr();
}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20001218 	.word	0x20001218

08002620 <chTMChainMeasurementToX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8002620:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <chTMChainMeasurementToX+0x38>)
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  if (tmp->last > tmp->worst) {
 8002622:	6842      	ldr	r2, [r0, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 *
 *
 * @xclass
 */
NOINLINE void chTMChainMeasurementToX(time_measurement_t *tmp1,
                                      time_measurement_t *tmp2) {
 8002626:	b470      	push	{r4, r5, r6}

  /* Starts new measurement.*/
  tmp2->last = chSysGetRealtimeCounterX();
 8002628:	608b      	str	r3, [r1, #8]
  tmp->n++;
 800262a:	e9d0 6102 	ldrd	r6, r1, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 800262e:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8002632:	1b9b      	subs	r3, r3, r6
  tmp->cumulative += (rttime_t)tmp->last;
 8002634:	18e4      	adds	r4, r4, r3
 8002636:	f145 0500 	adc.w	r5, r5, #0
  if (tmp->last > tmp->worst) {
 800263a:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 800263c:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 800263e:	bf88      	it	hi
 8002640:	6043      	strhi	r3, [r0, #4]
  tmp->n++;
 8002642:	3101      	adds	r1, #1
  if (tmp->last < tmp->best) {
 8002644:	4293      	cmp	r3, r2
  tmp->cumulative += (rttime_t)tmp->last;
 8002646:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->n++;
 800264a:	e9c0 3102 	strd	r3, r1, [r0, #8]

  /* Stops previous measurement using the same time stamp.*/
  tm_stop(tmp1, tmp2->last, (rtcnt_t)0);
}
 800264e:	bc70      	pop	{r4, r5, r6}
    tmp->best = tmp->last;
 8002650:	bf38      	it	cc
 8002652:	6003      	strcc	r3, [r0, #0]
}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e0001000 	.word	0xe0001000
 800265c:	00000000 	.word	0x00000000

08002660 <chTMStopMeasurementX>:
 8002660:	4a0e      	ldr	r2, [pc, #56]	; (800269c <chTMStopMeasurementX+0x3c>)
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8002662:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <chTMStopMeasurementX+0x40>)
 8002664:	6852      	ldr	r2, [r2, #4]
 8002666:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  tmp->last = (now - tmp->last) - offset;
 800266a:	6881      	ldr	r1, [r0, #8]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 800266c:	b430      	push	{r4, r5}
  tmp->last = (now - tmp->last) - offset;
 800266e:	1ad3      	subs	r3, r2, r3
  tmp->cumulative += (rttime_t)tmp->last;
 8002670:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
  tmp->n++;
 8002674:	68c2      	ldr	r2, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8002676:	1a5b      	subs	r3, r3, r1
  tmp->n++;
 8002678:	3201      	adds	r2, #1
  if (tmp->last > tmp->worst) {
 800267a:	6841      	ldr	r1, [r0, #4]
  tmp->n++;
 800267c:	60c2      	str	r2, [r0, #12]
  tmp->cumulative += (rttime_t)tmp->last;
 800267e:	18e4      	adds	r4, r4, r3
  if (tmp->last < tmp->best) {
 8002680:	6802      	ldr	r2, [r0, #0]
  tmp->last = (now - tmp->last) - offset;
 8002682:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8002684:	f145 0500 	adc.w	r5, r5, #0
  if (tmp->last > tmp->worst) {
 8002688:	428b      	cmp	r3, r1
    tmp->worst = tmp->last;
 800268a:	bf88      	it	hi
 800268c:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 800268e:	4293      	cmp	r3, r2
  tmp->cumulative += (rttime_t)tmp->last;
 8002690:	e9c0 4504 	strd	r4, r5, [r0, #16]
    tmp->best = tmp->last;
 8002694:	bf38      	it	cc
 8002696:	6003      	strcc	r3, [r0, #0]
}
 8002698:	bc30      	pop	{r4, r5}
 800269a:	4770      	bx	lr
 800269c:	e0001000 	.word	0xe0001000
 80026a0:	20001218 	.word	0x20001218
	...

080026b0 <_stats_stop_measure_crit_isr>:
/**
 * @brief   Stops the measurement of an ISR critical zone.
 */
void _stats_stop_measure_crit_isr(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_isr);
 80026b0:	4801      	ldr	r0, [pc, #4]	; (80026b8 <_stats_stop_measure_crit_isr+0x8>)
 80026b2:	f7ff bfd5 	b.w	8002660 <chTMStopMeasurementX>
 80026b6:	bf00      	nop
 80026b8:	200012d8 	.word	0x200012d8
 80026bc:	00000000 	.word	0x00000000

080026c0 <chTMStartMeasurementX>:
 80026c0:	4b01      	ldr	r3, [pc, #4]	; (80026c8 <chTMStartMeasurementX+0x8>)
 80026c2:	685b      	ldr	r3, [r3, #4]
  tmp->last = chSysGetRealtimeCounterX();
 80026c4:	6083      	str	r3, [r0, #8]
}
 80026c6:	4770      	bx	lr
 80026c8:	e0001000 	.word	0xe0001000
 80026cc:	00000000 	.word	0x00000000

080026d0 <_stats_start_measure_crit_isr>:
  chTMStartMeasurementX(&ch.kernel_stats.m_crit_isr);
 80026d0:	4801      	ldr	r0, [pc, #4]	; (80026d8 <_stats_start_measure_crit_isr+0x8>)
 80026d2:	f7ff bff5 	b.w	80026c0 <chTMStartMeasurementX>
 80026d6:	bf00      	nop
 80026d8:	200012d8 	.word	0x200012d8
 80026dc:	00000000 	.word	0x00000000

080026e0 <chDbgCheckClassS>:
 *
 * @api
 */
void chDbgCheckClassS(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 80026e0:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <chDbgCheckClassS+0x18>)
 80026e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026e4:	b91a      	cbnz	r2, 80026ee <chDbgCheckClassS+0xe>
 80026e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026e8:	2a00      	cmp	r2, #0
 80026ea:	dd00      	ble.n	80026ee <chDbgCheckClassS+0xe>
    chSysHalt("SV#11");
  }
}
 80026ec:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
 80026ee:	b672      	cpsid	i

  /* Logging the event.*/
  _trace_halt(reason);

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 80026f0:	4a02      	ldr	r2, [pc, #8]	; (80026fc <chDbgCheckClassS+0x1c>)
 80026f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Halt hook code, usually empty.*/
  CH_CFG_SYSTEM_HALT_HOOK(reason);

  /* Harmless infinite loop.*/
  while (true) {
 80026f4:	e7fe      	b.n	80026f4 <chDbgCheckClassS+0x14>
 80026f6:	bf00      	nop
 80026f8:	20001218 	.word	0x20001218
 80026fc:	08007894 	.word	0x08007894

08002700 <chDbgCheckClassI>:
  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8002700:	4b05      	ldr	r3, [pc, #20]	; (8002718 <chDbgCheckClassI+0x18>)
 8002702:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002704:	2a00      	cmp	r2, #0
 8002706:	db03      	blt.n	8002710 <chDbgCheckClassI+0x10>
 8002708:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800270a:	2a00      	cmp	r2, #0
 800270c:	dd00      	ble.n	8002710 <chDbgCheckClassI+0x10>
}
 800270e:	4770      	bx	lr
 8002710:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 8002712:	4a02      	ldr	r2, [pc, #8]	; (800271c <chDbgCheckClassI+0x1c>)
 8002714:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 8002716:	e7fe      	b.n	8002716 <chDbgCheckClassI+0x16>
 8002718:	20001218 	.word	0x20001218
 800271c:	0800789c 	.word	0x0800789c

08002720 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8002720:	b510      	push	{r4, lr}
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
  uint8_t *p, *prev;

  chDbgCheckClassI();
 8002722:	f7ff ffed 	bl	8002700 <chDbgCheckClassI>
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8002726:	4b07      	ldr	r3, [pc, #28]	; (8002744 <chCoreAllocAlignedI+0x24>)
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8002728:	e9d3 4200 	ldrd	r4, r2, [r3]
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 800272c:	4249      	negs	r1, r1
 800272e:	1a10      	subs	r0, r2, r0
 8002730:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8002732:	42a0      	cmp	r0, r4
 8002734:	d303      	bcc.n	800273e <chCoreAllocAlignedI+0x1e>
 8002736:	4282      	cmp	r2, r0
 8002738:	d301      	bcc.n	800273e <chCoreAllocAlignedI+0x1e>
    return NULL;
  }

  ch_memcore.topmem = prev;
 800273a:	6058      	str	r0, [r3, #4]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
 800273c:	bd10      	pop	{r4, pc}
    return NULL;
 800273e:	2000      	movs	r0, #0
 8002740:	bd10      	pop	{r4, pc}
 8002742:	bf00      	nop
 8002744:	20001430 	.word	0x20001430
	...

08002750 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8002750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  thread_t *tp;

  chDbgCheckClassI();
 8002752:	f7ff ffd5 	bl	8002700 <chDbgCheckClassI>
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = (thread_t *)((uint8_t *)tdp->wend -
 8002756:	6883      	ldr	r3, [r0, #8]
                    MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8002758:	6847      	ldr	r7, [r0, #4]

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);

  /* The driver object is initialized but not started.*/
  return _thread_init(tp, tdp->name, tdp->prio);
 800275a:	6805      	ldr	r5, [r0, #0]
  REG_INSERT(tp);
 800275c:	491e      	ldr	r1, [pc, #120]	; (80027d8 <chThdCreateSuspendedI+0x88>)
  tp->state     = CH_STATE_WTSTART;
 800275e:	2202      	movs	r2, #2
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8002760:	e9d0 6404 	ldrd	r6, r4, [r0, #16]
  return _thread_init(tp, tdp->name, tdp->prio);
 8002764:	68c0      	ldr	r0, [r0, #12]
  tp->state     = CH_STATE_WTSTART;
 8002766:	f803 2c40 	strb.w	r2, [r3, #-64]
  tp->refs      = (trefs_t)1;
 800276a:	2201      	movs	r2, #1
 800276c:	f803 2c3e 	strb.w	r2, [r3, #-62]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8002770:	2200      	movs	r2, #0
  REG_INSERT(tp);
 8002772:	f843 1c50 	str.w	r1, [r3, #-80]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8002776:	f803 2c3f 	strb.w	r2, [r3, #-63]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 800277a:	e943 6421 	strd	r6, r4, [r3, #-132]	; 0x84
  REG_INSERT(tp);
 800277e:	694c      	ldr	r4, [r1, #20]
  tp->prio      = prio;
 8002780:	f843 0c58 	str.w	r0, [r3, #-88]
  tp->realprio  = prio;
 8002784:	f843 0c24 	str.w	r0, [r3, #-36]
  tp->name      = name;
 8002788:	f843 5c48 	str.w	r5, [r3, #-72]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 800278c:	f1a3 0084 	sub.w	r0, r3, #132	; 0x84
 8002790:	4d12      	ldr	r5, [pc, #72]	; (80027dc <chThdCreateSuspendedI+0x8c>)
 8002792:	f843 0c54 	str.w	r0, [r3, #-84]
 8002796:	f843 5c64 	str.w	r5, [r3, #-100]
  tp = (thread_t *)((uint8_t *)tdp->wend -
 800279a:	f1a3 0060 	sub.w	r0, r3, #96	; 0x60
  list_init(&tp->waiting);
 800279e:	f1a3 0538 	sub.w	r5, r3, #56	; 0x38
  REG_INSERT(tp);
 80027a2:	f843 4c4c 	str.w	r4, [r3, #-76]
  tp->epending  = (eventmask_t)0;
 80027a6:	e943 220b 	strd	r2, r2, [r3, #-44]	; 0x2c
  tp->wabase = tdp->wbase;
 80027aa:	f843 7c44 	str.w	r7, [r3, #-68]
  tmp->best       = (rtcnt_t)-1;
 80027ae:	f04f 36ff 	mov.w	r6, #4294967295
  REG_INSERT(tp);
 80027b2:	6120      	str	r0, [r4, #16]
 80027b4:	6148      	str	r0, [r1, #20]
  tmp->cumulative = (rttime_t)0;
 80027b6:	2400      	movs	r4, #0
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->next = (thread_t *)tlp;
 80027b8:	f843 5c38 	str.w	r5, [r3, #-56]
  queue_init(&tp->msgqueue);
 80027bc:	f1a3 0134 	sub.w	r1, r3, #52	; 0x34
 80027c0:	2500      	movs	r5, #0
  tmp->last       = (rtcnt_t)0;
 80027c2:	e943 2205 	strd	r2, r2, [r3, #-20]
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->next = (thread_t *)tqp;
  tqp->prev = (thread_t *)tqp;
 80027c6:	e943 110d 	strd	r1, r1, [r3, #-52]	; 0x34
  tmp->n          = (ucnt_t)0;
 80027ca:	f843 2c0c 	str.w	r2, [r3, #-12]
  tmp->best       = (rtcnt_t)-1;
 80027ce:	f843 6c18 	str.w	r6, [r3, #-24]
  tmp->cumulative = (rttime_t)0;
 80027d2:	e943 4502 	strd	r4, r5, [r3, #-8]
}
 80027d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027d8:	20001218 	.word	0x20001218
 80027dc:	080002d1 	.word	0x080002d1

080027e0 <chSchReadyI>:
thread_t *chSchReadyI(thread_t *tp) {
 80027e0:	b508      	push	{r3, lr}
  chDbgCheckClassI();
 80027e2:	f7ff ff8d 	bl	8002700 <chDbgCheckClassI>
  tp->state = CH_STATE_READY;
 80027e6:	2200      	movs	r2, #0
  } while (cp->prio >= tp->prio);
 80027e8:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.queue;
 80027ea:	4b06      	ldr	r3, [pc, #24]	; (8002804 <chSchReadyI+0x24>)
  tp->state = CH_STATE_READY;
 80027ec:	f880 2020 	strb.w	r2, [r0, #32]
    cp = cp->queue.next;
 80027f0:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	428a      	cmp	r2, r1
 80027f6:	d2fb      	bcs.n	80027f0 <chSchReadyI+0x10>
  tp->queue.prev             = cp->queue.prev;
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 80027fe:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8002800:	6058      	str	r0, [r3, #4]
}
 8002802:	bd08      	pop	{r3, pc}
 8002804:	20001218 	.word	0x20001218
	...

08002810 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8002810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
 8002812:	f7ff ff75 	bl	8002700 <chDbgCheckClassI>
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8002816:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8002818:	42a0      	cmp	r0, r4
 800281a:	d023      	beq.n	8002864 <chEvtBroadcastFlagsI+0x54>
 800281c:	4605      	mov	r5, r0
 800281e:	460f      	mov	r7, r1
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
 8002820:	2600      	movs	r6, #0
 8002822:	e004      	b.n	800282e <chEvtBroadcastFlagsI+0x1e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8002824:	2a0b      	cmp	r2, #11
 8002826:	d01e      	beq.n	8002866 <chEvtBroadcastFlagsI+0x56>
    elp = elp->next;
 8002828:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 800282a:	42a5      	cmp	r5, r4
 800282c:	d01a      	beq.n	8002864 <chEvtBroadcastFlagsI+0x54>
    elp->flags |= flags;
 800282e:	68e3      	ldr	r3, [r4, #12]
 8002830:	433b      	orrs	r3, r7
 8002832:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8002834:	b117      	cbz	r7, 800283c <chEvtBroadcastFlagsI+0x2c>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8002836:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8002838:	421f      	tst	r7, r3
 800283a:	d0f5      	beq.n	8002828 <chEvtBroadcastFlagsI+0x18>
      chEvtSignalI(elp->listener, elp->events);
 800283c:	6860      	ldr	r0, [r4, #4]
  chDbgCheckClassI();
 800283e:	f7ff ff5f 	bl	8002700 <chDbgCheckClassI>
  tp->epending |= events;
 8002842:	68a3      	ldr	r3, [r4, #8]
 8002844:	6b41      	ldr	r1, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 8002846:	f890 2020 	ldrb.w	r2, [r0, #32]
  tp->epending |= events;
 800284a:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 800284c:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 800284e:	6343      	str	r3, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 8002850:	d1e8      	bne.n	8002824 <chEvtBroadcastFlagsI+0x14>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8002852:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
 8002854:	4213      	tst	r3, r2
 8002856:	d0e7      	beq.n	8002828 <chEvtBroadcastFlagsI+0x18>
    tp->u.rdymsg = MSG_OK;
 8002858:	6246      	str	r6, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 800285a:	f7ff ffc1 	bl	80027e0 <chSchReadyI>
    elp = elp->next;
 800285e:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8002860:	42a5      	cmp	r5, r4
 8002862:	d1e4      	bne.n	800282e <chEvtBroadcastFlagsI+0x1e>
}
 8002864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8002866:	6a42      	ldr	r2, [r0, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
 8002868:	ea32 0303 	bics.w	r3, r2, r3
 800286c:	d1dc      	bne.n	8002828 <chEvtBroadcastFlagsI+0x18>
 800286e:	e7f3      	b.n	8002858 <chEvtBroadcastFlagsI+0x48>

08002870 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8002870:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8002872:	6800      	ldr	r0, [r0, #0]
 8002874:	b120      	cbz	r0, 8002880 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 800287a:	6241      	str	r1, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 800287c:	f7ff bfb0 	b.w	80027e0 <chSchReadyI>
  }
}
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
	...

08002890 <_dbg_check_leave_isr>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002890:	2320      	movs	r3, #32
 8002892:	f383 8811 	msr	BASEPRI, r3
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8002896:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <_dbg_check_leave_isr+0x24>)
 8002898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800289a:	2a00      	cmp	r2, #0
 800289c:	dd01      	ble.n	80028a2 <_dbg_check_leave_isr+0x12>
 800289e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028a0:	b119      	cbz	r1, 80028aa <_dbg_check_leave_isr+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80028a2:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 80028a4:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <_dbg_check_leave_isr+0x28>)
 80028a6:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 80028a8:	e7fe      	b.n	80028a8 <_dbg_check_leave_isr+0x18>
  ch.dbg.isr_cnt--;
 80028aa:	3a01      	subs	r2, #1
 80028ac:	631a      	str	r2, [r3, #48]	; 0x30
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80028ae:	f381 8811 	msr	BASEPRI, r1
}
 80028b2:	4770      	bx	lr
 80028b4:	20001218 	.word	0x20001218
 80028b8:	080078a4 	.word	0x080078a4
 80028bc:	00000000 	.word	0x00000000

080028c0 <_dbg_check_enter_isr>:
 80028c0:	2320      	movs	r3, #32
 80028c2:	f383 8811 	msr	BASEPRI, r3
  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 80028c6:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <_dbg_check_enter_isr+0x24>)
 80028c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028ca:	2a00      	cmp	r2, #0
 80028cc:	db01      	blt.n	80028d2 <_dbg_check_enter_isr+0x12>
 80028ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028d0:	b119      	cbz	r1, 80028da <_dbg_check_enter_isr+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80028d2:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 80028d4:	4a04      	ldr	r2, [pc, #16]	; (80028e8 <_dbg_check_enter_isr+0x28>)
 80028d6:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 80028d8:	e7fe      	b.n	80028d8 <_dbg_check_enter_isr+0x18>
  ch.dbg.isr_cnt++;
 80028da:	3201      	adds	r2, #1
 80028dc:	631a      	str	r2, [r3, #48]	; 0x30
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80028de:	f381 8811 	msr	BASEPRI, r1
}
 80028e2:	4770      	bx	lr
 80028e4:	20001218 	.word	0x20001218
 80028e8:	080078ac 	.word	0x080078ac
 80028ec:	00000000 	.word	0x00000000

080028f0 <_dbg_check_unlock_from_isr>:
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <_dbg_check_unlock_from_isr+0x1c>)
 80028f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028f4:	2a00      	cmp	r2, #0
 80028f6:	dd05      	ble.n	8002904 <_dbg_check_unlock_from_isr+0x14>
 80028f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028fa:	2a00      	cmp	r2, #0
 80028fc:	dd02      	ble.n	8002904 <_dbg_check_unlock_from_isr+0x14>
  _dbg_leave_lock();
 80028fe:	2200      	movs	r2, #0
 8002900:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002902:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
 8002904:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 8002906:	4a02      	ldr	r2, [pc, #8]	; (8002910 <_dbg_check_unlock_from_isr+0x20>)
 8002908:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 800290a:	e7fe      	b.n	800290a <_dbg_check_unlock_from_isr+0x1a>
 800290c:	20001218 	.word	0x20001218
 8002910:	080078b4 	.word	0x080078b4
	...

08002920 <_dbg_check_lock_from_isr>:
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8002920:	4b06      	ldr	r3, [pc, #24]	; (800293c <_dbg_check_lock_from_isr+0x1c>)
 8002922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002924:	2a00      	cmp	r2, #0
 8002926:	dd01      	ble.n	800292c <_dbg_check_lock_from_isr+0xc>
 8002928:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800292a:	b11a      	cbz	r2, 8002934 <_dbg_check_lock_from_isr+0x14>
 800292c:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 800292e:	4a04      	ldr	r2, [pc, #16]	; (8002940 <_dbg_check_lock_from_isr+0x20>)
 8002930:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 8002932:	e7fe      	b.n	8002932 <_dbg_check_lock_from_isr+0x12>
  _dbg_enter_lock();
 8002934:	2201      	movs	r2, #1
 8002936:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	20001218 	.word	0x20001218
 8002940:	080078bc 	.word	0x080078bc
	...

08002950 <wakeup>:
static void wakeup(void *p) {
 8002950:	b508      	push	{r3, lr}
 8002952:	4601      	mov	r1, r0
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002954:	2320      	movs	r3, #32
 8002956:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 800295a:	f7ff feb9 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 800295e:	f7ff ffdf 	bl	8002920 <_dbg_check_lock_from_isr>
  switch (tp->state) {
 8002962:	f891 3020 	ldrb.w	r3, [r1, #32]
 8002966:	2b07      	cmp	r3, #7
 8002968:	d80f      	bhi.n	800298a <wakeup+0x3a>
 800296a:	e8df f003 	tbb	[pc, r3]
 800296e:	0e14      	.short	0x0e14
 8002970:	040a1c0e 	.word	0x040a1c0e
 8002974:	0a0e      	.short	0x0a0e
    chSemFastSignalI(tp->u.wtsemp);
 8002976:	6a48      	ldr	r0, [r1, #36]	; 0x24
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();
 8002978:	f7ff fec2 	bl	8002700 <chDbgCheckClassI>

  sp->cnt++;
 800297c:	6883      	ldr	r3, [r0, #8]
 800297e:	3301      	adds	r3, #1
 8002980:	6083      	str	r3, [r0, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->queue.prev->queue.next = tp->queue.next;
 8002982:	e9d1 3200 	ldrd	r3, r2, [r1]
 8002986:	6013      	str	r3, [r2, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8002988:	605a      	str	r2, [r3, #4]
  tp->u.rdymsg = MSG_TIMEOUT;
 800298a:	f04f 33ff 	mov.w	r3, #4294967295
 800298e:	624b      	str	r3, [r1, #36]	; 0x24
  (void) chSchReadyI(tp);
 8002990:	4608      	mov	r0, r1
 8002992:	f7ff ff25 	bl	80027e0 <chSchReadyI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8002996:	f7ff ffab 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 800299a:	f7ff fe89 	bl	80026b0 <_stats_stop_measure_crit_isr>
 800299e:	2300      	movs	r3, #0
 80029a0:	f383 8811 	msr	BASEPRI, r3
}
 80029a4:	bd08      	pop	{r3, pc}
    *tp->u.wttrp = NULL;
 80029a6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
    break;
 80029ac:	e7ed      	b.n	800298a <wakeup+0x3a>
 80029ae:	bf00      	nop

080029b0 <_idle_thread>:
}
 80029b0:	e7fe      	b.n	80029b0 <_idle_thread>
 80029b2:	bf00      	nop
	...

080029c0 <pwm_lld_serve_interrupt>:
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  uint32_t sr;

  sr  = pwmp->tim->SR;
 80029c0:	6983      	ldr	r3, [r0, #24]
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 80029c2:	b570      	push	{r4, r5, r6, lr}
  sr  = pwmp->tim->SR;
 80029c4:	691a      	ldr	r2, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80029c6:	68dc      	ldr	r4, [r3, #12]
 80029c8:	4014      	ands	r4, r2
 80029ca:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
 80029cc:	43d2      	mvns	r2, r2
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80029ce:	07a6      	lsls	r6, r4, #30
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 80029d0:	4605      	mov	r5, r0
  pwmp->tim->SR = ~sr;
 80029d2:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80029d4:	d503      	bpl.n	80029de <pwm_lld_serve_interrupt+0x1e>
      (pwmp->config->channels[0].callback != NULL))
 80029d6:	6843      	ldr	r3, [r0, #4]
 80029d8:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80029da:	b103      	cbz	r3, 80029de <pwm_lld_serve_interrupt+0x1e>
    pwmp->config->channels[0].callback(pwmp);
 80029dc:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80029de:	0760      	lsls	r0, r4, #29
 80029e0:	d504      	bpl.n	80029ec <pwm_lld_serve_interrupt+0x2c>
      (pwmp->config->channels[1].callback != NULL))
 80029e2:	686b      	ldr	r3, [r5, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80029e6:	b10b      	cbz	r3, 80029ec <pwm_lld_serve_interrupt+0x2c>
    pwmp->config->channels[1].callback(pwmp);
 80029e8:	4628      	mov	r0, r5
 80029ea:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80029ec:	0721      	lsls	r1, r4, #28
 80029ee:	d504      	bpl.n	80029fa <pwm_lld_serve_interrupt+0x3a>
      (pwmp->config->channels[2].callback != NULL))
 80029f0:	686b      	ldr	r3, [r5, #4]
 80029f2:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80029f4:	b10b      	cbz	r3, 80029fa <pwm_lld_serve_interrupt+0x3a>
    pwmp->config->channels[2].callback(pwmp);
 80029f6:	4628      	mov	r0, r5
 80029f8:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80029fa:	06e2      	lsls	r2, r4, #27
 80029fc:	d504      	bpl.n	8002a08 <pwm_lld_serve_interrupt+0x48>
      (pwmp->config->channels[3].callback != NULL))
 80029fe:	686b      	ldr	r3, [r5, #4]
 8002a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 8002a02:	b10b      	cbz	r3, 8002a08 <pwm_lld_serve_interrupt+0x48>
    pwmp->config->channels[3].callback(pwmp);
 8002a04:	4628      	mov	r0, r5
 8002a06:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 8002a08:	07e3      	lsls	r3, r4, #31
 8002a0a:	d506      	bpl.n	8002a1a <pwm_lld_serve_interrupt+0x5a>
 8002a0c:	686b      	ldr	r3, [r5, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	b11b      	cbz	r3, 8002a1a <pwm_lld_serve_interrupt+0x5a>
    pwmp->config->callback(pwmp);
 8002a12:	4628      	mov	r0, r5
}
 8002a14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pwmp->config->callback(pwmp);
 8002a18:	4718      	bx	r3
}
 8002a1a:	bd70      	pop	{r4, r5, r6, pc}
 8002a1c:	0000      	movs	r0, r0
	...

08002a20 <i2c_lld_serve_tx_end_irq>:
static void i2c_lld_serve_tx_end_irq(I2CDriver *i2cp, uint32_t flags) {
  I2C_TypeDef *dp = i2cp->i2c;

  /* DMA errors handling.*/
#if defined(STM32_I2C_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8002a20:	f011 0f0c 	tst.w	r1, #12
 8002a24:	d115      	bne.n	8002a52 <i2c_lld_serve_tx_end_irq+0x32>
  I2C_TypeDef *dp = i2cp->i2c;
 8002a26:	e9d0 100c 	ldrd	r1, r0, [r0, #48]	; 0x30
  }
#else
  (void)flags;
#endif

  dmaStreamDisable(i2cp->dmatx);
 8002a2a:	680a      	ldr	r2, [r1, #0]
 8002a2c:	6813      	ldr	r3, [r2, #0]
 8002a2e:	f023 031f 	bic.w	r3, r3, #31
static void i2c_lld_serve_tx_end_irq(I2CDriver *i2cp, uint32_t flags) {
 8002a32:	b410      	push	{r4}
  dmaStreamDisable(i2cp->dmatx);
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	6813      	ldr	r3, [r2, #0]
 8002a38:	07db      	lsls	r3, r3, #31
 8002a3a:	d4fc      	bmi.n	8002a36 <i2c_lld_serve_tx_end_irq+0x16>
 8002a3c:	7a4c      	ldrb	r4, [r1, #9]
 8002a3e:	684a      	ldr	r2, [r1, #4]
 8002a40:	233d      	movs	r3, #61	; 0x3d
 8002a42:	40a3      	lsls	r3, r4
 8002a44:	6013      	str	r3, [r2, #0]
  /* Enables interrupts to catch BTF event meaning transmission part complete.
     Interrupt handler will decide to generate STOP or to begin receiving part
     of R/W transaction itself.*/
  dp->CR2 |= I2C_CR2_ITEVTEN;
 8002a46:	6843      	ldr	r3, [r0, #4]
}
 8002a48:	bc10      	pop	{r4}
  dp->CR2 |= I2C_CR2_ITEVTEN;
 8002a4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a4e:	6043      	str	r3, [r0, #4]
}
 8002a50:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
 8002a52:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 8002a54:	4b01      	ldr	r3, [pc, #4]	; (8002a5c <i2c_lld_serve_tx_end_irq+0x3c>)
 8002a56:	4a02      	ldr	r2, [pc, #8]	; (8002a60 <i2c_lld_serve_tx_end_irq+0x40>)
 8002a58:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 8002a5a:	e7fe      	b.n	8002a5a <i2c_lld_serve_tx_end_irq+0x3a>
 8002a5c:	20001218 	.word	0x20001218
 8002a60:	080078c4 	.word	0x080078c4
	...

08002a70 <i2c_lld_serve_rx_end_irq>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8002a70:	f011 0f0c 	tst.w	r1, #12
 8002a74:	d130      	bne.n	8002ad8 <i2c_lld_serve_rx_end_irq+0x68>
static void i2c_lld_serve_rx_end_irq(I2CDriver *i2cp, uint32_t flags) {
 8002a76:	b570      	push	{r4, r5, r6, lr}
 8002a78:	4605      	mov	r5, r0
  dmaStreamDisable(i2cp->dmarx);
 8002a7a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  I2C_TypeDef *dp = i2cp->i2c;
 8002a7c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  dmaStreamDisable(i2cp->dmarx);
 8002a7e:	6803      	ldr	r3, [r0, #0]
 8002a80:	6819      	ldr	r1, [r3, #0]
 8002a82:	f021 011f 	bic.w	r1, r1, #31
 8002a86:	6019      	str	r1, [r3, #0]
 8002a88:	681c      	ldr	r4, [r3, #0]
 8002a8a:	f014 0401 	ands.w	r4, r4, #1
 8002a8e:	d1fb      	bne.n	8002a88 <i2c_lld_serve_rx_end_irq+0x18>
 8002a90:	7a46      	ldrb	r6, [r0, #9]
 8002a92:	6841      	ldr	r1, [r0, #4]
 8002a94:	233d      	movs	r3, #61	; 0x3d
 8002a96:	40b3      	lsls	r3, r6
 8002a98:	600b      	str	r3, [r1, #0]
  dp->CR2 &= ~I2C_CR2_LAST;
 8002a9a:	6853      	ldr	r3, [r2, #4]
 8002a9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002aa0:	6053      	str	r3, [r2, #4]
  dp->CR1 &= ~I2C_CR1_ACK;
 8002aa2:	6813      	ldr	r3, [r2, #0]
 8002aa4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002aa8:	6013      	str	r3, [r2, #0]
  dp->CR1 |= I2C_CR1_STOP;
 8002aaa:	6813      	ldr	r3, [r2, #0]
 8002aac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ab0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002ab2:	2320      	movs	r3, #32
 8002ab4:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8002ab8:	f7ff fe0a 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002abc:	f7ff ff30 	bl	8002920 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 8002ac0:	4621      	mov	r1, r4
 8002ac2:	f105 001c 	add.w	r0, r5, #28
 8002ac6:	f7ff fed3 	bl	8002870 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8002aca:	f7ff ff11 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8002ace:	f7ff fdef 	bl	80026b0 <_stats_stop_measure_crit_isr>
 8002ad2:	f384 8811 	msr	BASEPRI, r4
}
 8002ad6:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8002ad8:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 8002ada:	4b02      	ldr	r3, [pc, #8]	; (8002ae4 <i2c_lld_serve_rx_end_irq+0x74>)
 8002adc:	4a02      	ldr	r2, [pc, #8]	; (8002ae8 <i2c_lld_serve_rx_end_irq+0x78>)
 8002ade:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 8002ae0:	e7fe      	b.n	8002ae0 <i2c_lld_serve_rx_end_irq+0x70>
 8002ae2:	bf00      	nop
 8002ae4:	20001218 	.word	0x20001218
 8002ae8:	080078c4 	.word	0x080078c4
 8002aec:	00000000 	.word	0x00000000

08002af0 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8002af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002af4:	f002 0903 	and.w	r9, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8002af8:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002afc:	46cc      	mov	ip, r9
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8002afe:	f3c2 0780 	ubfx	r7, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8002b02:	f3c2 06c1 	ubfx	r6, r2, #3, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8002b06:	ea4f 1ed2 	mov.w	lr, r2, lsr #7
  uint32_t bit     = 0;
 8002b0a:	2400      	movs	r4, #0
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
 8002b0c:	f04f 0b0f 	mov.w	fp, #15
      m2 = 3 << (bit * 2);
 8002b10:	46a8      	mov	r8, r5
 8002b12:	e016      	b.n	8002b42 <_pal_lld_setgroupmode+0x52>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8002b14:	f8d0 a000 	ldr.w	sl, [r0]
 8002b18:	ea03 030a 	and.w	r3, r3, sl
 8002b1c:	ea43 030c 	orr.w	r3, r3, ip
        if (bit < 8)
 8002b20:	2c07      	cmp	r4, #7
        port->MODER   = (port->MODER & ~m2) | moder;
 8002b22:	6003      	str	r3, [r0, #0]
        if (bit < 8)
 8002b24:	d842      	bhi.n	8002bac <_pal_lld_setgroupmode+0xbc>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8002b26:	6a03      	ldr	r3, [r0, #32]
 8002b28:	ea23 0202 	bic.w	r2, r3, r2
 8002b2c:	4315      	orrs	r5, r2
 8002b2e:	6205      	str	r5, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
 8002b30:	0849      	lsrs	r1, r1, #1
 8002b32:	d039      	beq.n	8002ba8 <_pal_lld_setgroupmode+0xb8>
      return;
    otyper <<= 1;
 8002b34:	007f      	lsls	r7, r7, #1
    ospeedr <<= 2;
 8002b36:	00b6      	lsls	r6, r6, #2
    pupdr <<= 2;
 8002b38:	ea4f 0888 	mov.w	r8, r8, lsl #2
    moder <<= 2;
 8002b3c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
    bit++;
 8002b40:	3401      	adds	r4, #1
    if ((mask & 1) != 0) {
 8002b42:	07cb      	lsls	r3, r1, #31
 8002b44:	d5f4      	bpl.n	8002b30 <_pal_lld_setgroupmode+0x40>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8002b46:	6843      	ldr	r3, [r0, #4]
      m1 = 1 << bit;
 8002b48:	2201      	movs	r2, #1
 8002b4a:	40a2      	lsls	r2, r4
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8002b4c:	ea23 0302 	bic.w	r3, r3, r2
 8002b50:	433b      	orrs	r3, r7
 8002b52:	6043      	str	r3, [r0, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8002b54:	6882      	ldr	r2, [r0, #8]
      m2 = 3 << (bit * 2);
 8002b56:	2503      	movs	r5, #3
 8002b58:	0063      	lsls	r3, r4, #1
 8002b5a:	fa05 f303 	lsl.w	r3, r5, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8002b5e:	ea22 0203 	bic.w	r2, r2, r3
 8002b62:	4332      	orrs	r2, r6
 8002b64:	6082      	str	r2, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8002b66:	68c5      	ldr	r5, [r0, #12]
      altrmask = altr << ((bit & 7) * 4);
 8002b68:	f004 0207 	and.w	r2, r4, #7
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8002b6c:	ea25 0503 	bic.w	r5, r5, r3
 8002b70:	ea45 0508 	orr.w	r5, r5, r8
      altrmask = altr << ((bit & 7) * 4);
 8002b74:	0092      	lsls	r2, r2, #2
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8002b76:	f1b9 0f02 	cmp.w	r9, #2
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8002b7a:	60c5      	str	r5, [r0, #12]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8002b7c:	ea6f 0303 	mvn.w	r3, r3
      altrmask = altr << ((bit & 7) * 4);
 8002b80:	fa0e f502 	lsl.w	r5, lr, r2
      m4 = 15 << ((bit & 7) * 4);
 8002b84:	fa0b f202 	lsl.w	r2, fp, r2
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8002b88:	d1c4      	bne.n	8002b14 <_pal_lld_setgroupmode+0x24>
        if (bit < 8)
 8002b8a:	2c07      	cmp	r4, #7
 8002b8c:	d814      	bhi.n	8002bb8 <_pal_lld_setgroupmode+0xc8>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8002b8e:	f8d0 a020 	ldr.w	sl, [r0, #32]
 8002b92:	ea2a 0202 	bic.w	r2, sl, r2
 8002b96:	4315      	orrs	r5, r2
 8002b98:	6205      	str	r5, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
 8002b9a:	6802      	ldr	r2, [r0, #0]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	ea43 030c 	orr.w	r3, r3, ip
    if (!mask)
 8002ba2:	0849      	lsrs	r1, r1, #1
        port->MODER   = (port->MODER & ~m2) | moder;
 8002ba4:	6003      	str	r3, [r0, #0]
    if (!mask)
 8002ba6:	d1c5      	bne.n	8002b34 <_pal_lld_setgroupmode+0x44>
  }
}
 8002ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8002bac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002bae:	ea23 0202 	bic.w	r2, r3, r2
 8002bb2:	4315      	orrs	r5, r2
 8002bb4:	6245      	str	r5, [r0, #36]	; 0x24
 8002bb6:	e7bb      	b.n	8002b30 <_pal_lld_setgroupmode+0x40>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8002bb8:	f8d0 a024 	ldr.w	sl, [r0, #36]	; 0x24
 8002bbc:	ea2a 0202 	bic.w	r2, sl, r2
 8002bc0:	4315      	orrs	r5, r2
 8002bc2:	6245      	str	r5, [r0, #36]	; 0x24
 8002bc4:	e7e9      	b.n	8002b9a <_pal_lld_setgroupmode+0xaa>
 8002bc6:	bf00      	nop
	...

08002bd0 <dmaStreamAllocI.part.0>:
 *                      structure.
 * @retval NULL         if a/the stream is not available.
 *
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
 8002bd0:	b4f0      	push	{r4, r5, r6, r7}
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
    if ((dma.allocated_mask & mask) == 0U) {
 8002bd2:	4e32      	ldr	r6, [pc, #200]	; (8002c9c <dmaStreamAllocI.part.0+0xcc>)
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
 8002bd4:	4604      	mov	r4, r0
    uint32_t mask = (1U << i);
 8002bd6:	2501      	movs	r5, #1
    if ((dma.allocated_mask & mask) == 0U) {
 8002bd8:	6830      	ldr	r0, [r6, #0]
    uint32_t mask = (1U << i);
 8002bda:	40a5      	lsls	r5, r4
    if ((dma.allocated_mask & mask) == 0U) {
 8002bdc:	4205      	tst	r5, r0

      return dmastp;
    }
  }

  return NULL;
 8002bde:	bf18      	it	ne
 8002be0:	2000      	movne	r0, #0
    if ((dma.allocated_mask & mask) == 0U) {
 8002be2:	d001      	beq.n	8002be8 <dmaStreamAllocI.part.0+0x18>
}
 8002be4:	bcf0      	pop	{r4, r5, r6, r7}
 8002be6:	4770      	bx	lr
      dma.streams[i].func  = func;
 8002be8:	eb06 0cc4 	add.w	ip, r6, r4, lsl #3
      dma.allocated_mask  |= mask;
 8002bec:	4328      	orrs	r0, r5
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002bee:	4f2c      	ldr	r7, [pc, #176]	; (8002ca0 <dmaStreamAllocI.part.0+0xd0>)
      dma.allocated_mask  |= mask;
 8002bf0:	6030      	str	r0, [r6, #0]
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8002bf2:	f015 0fff 	tst.w	r5, #255	; 0xff
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002bf6:	eb04 0044 	add.w	r0, r4, r4, lsl #1
      dma.streams[i].func  = func;
 8002bfa:	f8cc 2004 	str.w	r2, [ip, #4]
      dma.streams[i].param = param;
 8002bfe:	f8cc 3008 	str.w	r3, [ip, #8]
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002c02:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8002c06:	ea4f 0644 	mov.w	r6, r4, lsl #1
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8002c0a:	d009      	beq.n	8002c20 <dmaStreamAllocI.part.0+0x50>
        rccEnableDMA1(true);
 8002c0c:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <dmaStreamAllocI.part.0+0xd4>)
 8002c0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c10:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002c14:	631a      	str	r2, [r3, #48]	; 0x30
 8002c16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c18:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002c1c:	651a      	str	r2, [r3, #80]	; 0x50
 8002c1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8002c20:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
 8002c24:	d12f      	bne.n	8002c86 <dmaStreamAllocI.part.0+0xb6>
      dmaStreamDisable(dmastp);
 8002c26:	1933      	adds	r3, r6, r4
 8002c28:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8002c2c:	6813      	ldr	r3, [r2, #0]
 8002c2e:	f023 031f 	bic.w	r3, r3, #31
 8002c32:	6013      	str	r3, [r2, #0]
 8002c34:	6813      	ldr	r3, [r2, #0]
 8002c36:	f013 0301 	ands.w	r3, r3, #1
 8002c3a:	d1fb      	bne.n	8002c34 <dmaStreamAllocI.part.0+0x64>
 8002c3c:	4434      	add	r4, r6
 8002c3e:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8002c42:	263d      	movs	r6, #61	; 0x3d
        nvicEnableVector(dmastp->vector, priority);
 8002c44:	7ae5      	ldrb	r5, [r4, #11]
      dmaStreamDisable(dmastp);
 8002c46:	7a67      	ldrb	r7, [r4, #9]
 8002c48:	f8d4 c004 	ldr.w	ip, [r4, #4]
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002c4c:	096c      	lsrs	r4, r5, #5
 8002c4e:	00a4      	lsls	r4, r4, #2
 8002c50:	40be      	lsls	r6, r7
 8002c52:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002c56:	f105 4760 	add.w	r7, r5, #3758096384	; 0xe0000000
 8002c5a:	f8cc 6000 	str.w	r6, [ip]
 8002c5e:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002c62:	2601      	movs	r6, #1
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002c64:	0109      	lsls	r1, r1, #4
 8002c66:	f507 4761 	add.w	r7, r7, #57600	; 0xe100
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002c6a:	f005 051f 	and.w	r5, r5, #31
 8002c6e:	fa06 f505 	lsl.w	r5, r6, r5
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002c72:	b2c9      	uxtb	r1, r1
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8002c74:	2621      	movs	r6, #33	; 0x21
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002c76:	6013      	str	r3, [r2, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8002c78:	6156      	str	r6, [r2, #20]
 8002c7a:	f887 1300 	strb.w	r1, [r7, #768]	; 0x300
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002c7e:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002c82:	6025      	str	r5, [r4, #0]
 8002c84:	e7ae      	b.n	8002be4 <dmaStreamAllocI.part.0+0x14>
        rccEnableDMA2(true);
 8002c86:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <dmaStreamAllocI.part.0+0xd4>)
 8002c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c8a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002c8e:	631a      	str	r2, [r3, #48]	; 0x30
 8002c90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c92:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002c96:	651a      	str	r2, [r3, #80]	; 0x50
 8002c98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c9a:	e7c4      	b.n	8002c26 <dmaStreamAllocI.part.0+0x56>
 8002c9c:	20001460 	.word	0x20001460
 8002ca0:	0800952c 	.word	0x0800952c
 8002ca4:	40023800 	.word	0x40023800
	...

08002cb0 <i2c_lld_start>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
void i2c_lld_start(I2CDriver *i2cp) {
 8002cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  I2C_TypeDef *dp = i2cp->i2c;

  /* If in stopped state then enables the I2C and DMA clocks.*/
  if (i2cp->state == I2C_STOP) {
 8002cb2:	7806      	ldrb	r6, [r0, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8002cb4:	6b45      	ldr	r5, [r0, #52]	; 0x34
  if (i2cp->state == I2C_STOP) {
 8002cb6:	2e01      	cmp	r6, #1
void i2c_lld_start(I2CDriver *i2cp) {
 8002cb8:	4604      	mov	r4, r0
  if (i2cp->state == I2C_STOP) {
 8002cba:	d045      	beq.n	8002d48 <i2c_lld_start+0x98>
  I2C_TypeDef *dp = i2cp->i2c;
 8002cbc:	462b      	mov	r3, r5
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 8002cbe:	e9d4 120b 	ldrd	r1, r2, [r4, #44]	; 0x2c
  dp->CR1 = I2C_CR1_SWRST;
  dp->CR1 = 0;
  dp->CR2 = I2C_CR2_ITERREN | I2C_CR2_DMAEN;

  /* Setup I2C parameters.*/
  i2c_lld_set_clock(i2cp);
 8002cc2:	6860      	ldr	r0, [r4, #4]
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 8002cc4:	680f      	ldr	r7, [r1, #0]
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 8002cc6:	f8d2 c000 	ldr.w	ip, [r2]
  int32_t clock_speed = i2cp->config->clock_speed;
 8002cca:	6841      	ldr	r1, [r0, #4]
  if (clock_speed <= 100000) {
 8002ccc:	4e53      	ldr	r6, [pc, #332]	; (8002e1c <i2c_lld_start+0x16c>)
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 8002cce:	f105 0210 	add.w	r2, r5, #16
 8002cd2:	60ba      	str	r2, [r7, #8]
  dp->CR2 = I2C_CR2_ITERREN | I2C_CR2_DMAEN;
 8002cd4:	f44f 6410 	mov.w	r4, #2304	; 0x900
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 8002cd8:	f8cc 2008 	str.w	r2, [ip, #8]
  dp->CR1 = I2C_CR1_SWRST;
 8002cdc:	f44f 4700 	mov.w	r7, #32768	; 0x8000
  dp->CR1 = 0;
 8002ce0:	2200      	movs	r2, #0
  dp->CR1 = I2C_CR1_SWRST;
 8002ce2:	602f      	str	r7, [r5, #0]
  dp->CR1 = 0;
 8002ce4:	602a      	str	r2, [r5, #0]
  dp->CR2 = I2C_CR2_ITERREN | I2C_CR2_DMAEN;
 8002ce6:	606c      	str	r4, [r5, #4]
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 8002ce8:	685c      	ldr	r4, [r3, #4]
 8002cea:	f64f 77c0 	movw	r7, #65472	; 0xffc0
 8002cee:	403c      	ands	r4, r7
  i2cdutycycle_t duty = i2cp->config->duty_cycle;
 8002cf0:	7a07      	ldrb	r7, [r0, #8]
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 8002cf2:	605c      	str	r4, [r3, #4]
  dp->CR2 |= (uint16_t)I2C_CLK_FREQ;
 8002cf4:	685c      	ldr	r4, [r3, #4]
  if (clock_speed <= 100000) {
 8002cf6:	42b1      	cmp	r1, r6
  dp->CR2 |= (uint16_t)I2C_CLK_FREQ;
 8002cf8:	f044 042a 	orr.w	r4, r4, #42	; 0x2a
 8002cfc:	605c      	str	r4, [r3, #4]
  if (clock_speed <= 100000) {
 8002cfe:	dc17      	bgt.n	8002d30 <i2c_lld_start+0x80>
    dp->TRISE = I2C_CLK_FREQ + 1;
 8002d00:	242b      	movs	r4, #43	; 0x2b
    clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 2));
 8002d02:	4a47      	ldr	r2, [pc, #284]	; (8002e20 <i2c_lld_start+0x170>)
    dp->TRISE = I2C_CLK_FREQ + 1;
 8002d04:	621c      	str	r4, [r3, #32]
    clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 2));
 8002d06:	0049      	lsls	r1, r1, #1
 8002d08:	fb92 f2f1 	sdiv	r2, r2, r1
 8002d0c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  dp->CCR = regCCR;
 8002d10:	61da      	str	r2, [r3, #28]
  i2copmode_t opmode = i2cp->config->op_mode;
 8002d12:	7801      	ldrb	r1, [r0, #0]
  regCR1 = dp->CR1;
 8002d14:	681a      	ldr	r2, [r3, #0]
  switch (opmode) {
 8002d16:	2902      	cmp	r1, #2
  regCR1 = dp->CR1;
 8002d18:	b292      	uxth	r2, r2
  switch (opmode) {
 8002d1a:	d061      	beq.n	8002de0 <i2c_lld_start+0x130>
 8002d1c:	2903      	cmp	r1, #3
 8002d1e:	d05c      	beq.n	8002dda <i2c_lld_start+0x12a>
 8002d20:	2901      	cmp	r1, #1
 8002d22:	d056      	beq.n	8002dd2 <i2c_lld_start+0x122>
  dp->CR1 = regCR1;
 8002d24:	601a      	str	r2, [r3, #0]
  i2c_lld_set_opmode(i2cp);

  /* Ready to go.*/
  dp->CR1 |= I2C_CR1_PE;
 8002d26:	682b      	ldr	r3, [r5, #0]
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	602b      	str	r3, [r5, #0]
}
 8002d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (clock_speed <= 400000) {
 8002d30:	4c3c      	ldr	r4, [pc, #240]	; (8002e24 <i2c_lld_start+0x174>)
 8002d32:	42a1      	cmp	r1, r4
 8002d34:	dcec      	bgt.n	8002d10 <i2c_lld_start+0x60>
    if (duty == FAST_DUTY_CYCLE_2) {
 8002d36:	2f02      	cmp	r7, #2
 8002d38:	d058      	beq.n	8002dec <i2c_lld_start+0x13c>
    else if (duty == FAST_DUTY_CYCLE_16_9) {
 8002d3a:	2f03      	cmp	r7, #3
 8002d3c:	d061      	beq.n	8002e02 <i2c_lld_start+0x152>
 8002d3e:	f648 72ff 	movw	r2, #36863	; 0x8fff
    dp->TRISE = (I2C_CLK_FREQ * 300 / 1000) + 1;
 8002d42:	210d      	movs	r1, #13
 8002d44:	6219      	str	r1, [r3, #32]
 8002d46:	e7e3      	b.n	8002d10 <i2c_lld_start+0x60>
    if (&I2CD1 == i2cp) {
 8002d48:	4b37      	ldr	r3, [pc, #220]	; (8002e28 <i2c_lld_start+0x178>)
    i2cp->rxdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8002d4a:	f240 4216 	movw	r2, #1046	; 0x416
 8002d4e:	f240 4156 	movw	r1, #1110	; 0x456
    if (&I2CD1 == i2cp) {
 8002d52:	4298      	cmp	r0, r3
    i2cp->rxdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8002d54:	e9c0 2109 	strd	r2, r1, [r0, #36]	; 0x24
    if (&I2CD1 == i2cp) {
 8002d58:	d1b0      	bne.n	8002cbc <i2c_lld_start+0xc>
      rccResetI2C1();
 8002d5a:	4f34      	ldr	r7, [pc, #208]	; (8002e2c <i2c_lld_start+0x17c>)
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d62:	623b      	str	r3, [r7, #32]
 8002d64:	6a3b      	ldr	r3, [r7, #32]
 8002d66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002d6a:	623b      	str	r3, [r7, #32]
  osalDbgCheckClassI();
 8002d6c:	f7ff fcc8 	bl	8002700 <chDbgCheckClassI>
 8002d70:	4a2f      	ldr	r2, [pc, #188]	; (8002e30 <i2c_lld_start+0x180>)
 8002d72:	6a39      	ldr	r1, [r7, #32]
  if (id < STM32_DMA_STREAMS) {
 8002d74:	4603      	mov	r3, r0
 8002d76:	2105      	movs	r1, #5
 8002d78:	2000      	movs	r0, #0
 8002d7a:	f7ff ff29 	bl	8002bd0 <dmaStreamAllocI.part.0>
      i2cp->dmarx = dmaStreamAllocI(STM32_I2C_I2C1_RX_DMA_STREAM,
 8002d7e:	62e0      	str	r0, [r4, #44]	; 0x2c
  osalDbgCheckClassI();
 8002d80:	f7ff fcbe 	bl	8002700 <chDbgCheckClassI>
  if (id < STM32_DMA_STREAMS) {
 8002d84:	4a2b      	ldr	r2, [pc, #172]	; (8002e34 <i2c_lld_start+0x184>)
 8002d86:	4623      	mov	r3, r4
 8002d88:	2105      	movs	r1, #5
 8002d8a:	2006      	movs	r0, #6
 8002d8c:	f7ff ff20 	bl	8002bd0 <dmaStreamAllocI.part.0>
      rccEnableI2C1(true);
 8002d90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
      i2cp->dmatx = dmaStreamAllocI(STM32_I2C_I2C1_TX_DMA_STREAM,
 8002d92:	6320      	str	r0, [r4, #48]	; 0x30
      rccEnableI2C1(true);
 8002d94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d98:	643b      	str	r3, [r7, #64]	; 0x40
 8002d9a:	6e39      	ldr	r1, [r7, #96]	; 0x60
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002d9c:	4b26      	ldr	r3, [pc, #152]	; (8002e38 <i2c_lld_start+0x188>)
      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8002d9e:	4827      	ldr	r0, [pc, #156]	; (8002e3c <i2c_lld_start+0x18c>)
      rccEnableI2C1(true);
 8002da0:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 8002da4:	6639      	str	r1, [r7, #96]	; 0x60
 8002da6:	2250      	movs	r2, #80	; 0x50
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002da8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002dac:	6e3f      	ldr	r7, [r7, #96]	; 0x60
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002dae:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002db2:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002db6:	6019      	str	r1, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002db8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002dbc:	f8c3 6184 	str.w	r6, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002dc0:	605e      	str	r6, [r3, #4]
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8002dc2:	e9d4 1209 	ldrd	r1, r2, [r4, #36]	; 0x24
      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8002dc6:	4301      	orrs	r1, r0
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8002dc8:	4302      	orrs	r2, r0
 8002dca:	e9c4 1209 	strd	r1, r2, [r4, #36]	; 0x24
 8002dce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002dd0:	e775      	b.n	8002cbe <i2c_lld_start+0xe>
    regCR1 &= (uint16_t)~(I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
 8002dd2:	f022 020a 	bic.w	r2, r2, #10
 8002dd6:	b292      	uxth	r2, r2
    break;
 8002dd8:	e7a4      	b.n	8002d24 <i2c_lld_start+0x74>
    regCR1 |= (I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
 8002dda:	f042 020a 	orr.w	r2, r2, #10
    break;
 8002dde:	e7a1      	b.n	8002d24 <i2c_lld_start+0x74>
    regCR1 &= (uint16_t)~(I2C_CR1_SMBTYPE);
 8002de0:	f022 0208 	bic.w	r2, r2, #8
 8002de4:	b292      	uxth	r2, r2
 8002de6:	f042 0202 	orr.w	r2, r2, #2
    break;
 8002dea:	e79b      	b.n	8002d24 <i2c_lld_start+0x74>
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 3));
 8002dec:	4a0c      	ldr	r2, [pc, #48]	; (8002e20 <i2c_lld_start+0x170>)
 8002dee:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8002df2:	fbb2 f2f1 	udiv	r2, r2, r1
 8002df6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8002dfa:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002dfe:	b292      	uxth	r2, r2
 8002e00:	e79f      	b.n	8002d42 <i2c_lld_start+0x92>
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 25));
 8002e02:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002e06:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8002e0a:	4a05      	ldr	r2, [pc, #20]	; (8002e20 <i2c_lld_start+0x170>)
 8002e0c:	fbb2 f2f1 	udiv	r2, r2, r1
 8002e10:	ea6f 4282 	mvn.w	r2, r2, lsl #18
 8002e14:	ea6f 4292 	mvn.w	r2, r2, lsr #18
 8002e18:	b292      	uxth	r2, r2
 8002e1a:	e792      	b.n	8002d42 <i2c_lld_start+0x92>
 8002e1c:	000186a0 	.word	0x000186a0
 8002e20:	0280de80 	.word	0x0280de80
 8002e24:	00061a80 	.word	0x00061a80
 8002e28:	20000cd4 	.word	0x20000cd4
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	08002a71 	.word	0x08002a71
 8002e34:	08002a21 	.word	0x08002a21
 8002e38:	e000e100 	.word	0xe000e100
 8002e3c:	02030000 	.word	0x02030000

08002e40 <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8002e40:	b430      	push	{r4, r5}

  dmaStreamDisable(adcp->dmastp);
 8002e42:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002e44:	6822      	ldr	r2, [r4, #0]
 8002e46:	6813      	ldr	r3, [r2, #0]
 8002e48:	f023 031f 	bic.w	r3, r3, #31
 8002e4c:	6013      	str	r3, [r2, #0]
 8002e4e:	6813      	ldr	r3, [r2, #0]
 8002e50:	f013 0301 	ands.w	r3, r3, #1
 8002e54:	d1fb      	bne.n	8002e4e <adc_lld_stop_conversion+0xe>
 8002e56:	7a65      	ldrb	r5, [r4, #9]
  adcp->adc->CR1 = 0;
 8002e58:	6a82      	ldr	r2, [r0, #40]	; 0x28
  dmaStreamDisable(adcp->dmastp);
 8002e5a:	6860      	ldr	r0, [r4, #4]
 8002e5c:	213d      	movs	r1, #61	; 0x3d
 8002e5e:	40a9      	lsls	r1, r5
 8002e60:	6001      	str	r1, [r0, #0]
  adcp->adc->CR1 = 0;
 8002e62:	6053      	str	r3, [r2, #4]
  /* Because ticket #822, preserving injected conversions.*/
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 8002e64:	6893      	ldr	r3, [r2, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8002e66:	2101      	movs	r1, #1
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 8002e68:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002e6c:	6093      	str	r3, [r2, #8]
}
 8002e6e:	bc30      	pop	{r4, r5}
  adcp->adc->CR2 = ADC_CR2_ADON;
 8002e70:	6091      	str	r1, [r2, #8]
}
 8002e72:	4770      	bx	lr
	...

08002e80 <adc_lld_serve_rx_interrupt>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8002e80:	f011 0f0c 	tst.w	r1, #12
static void adc_lld_serve_rx_interrupt(ADCDriver *adcp, uint32_t flags) {
 8002e84:	b510      	push	{r4, lr}
 8002e86:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8002e88:	d10f      	bne.n	8002eaa <adc_lld_serve_rx_interrupt+0x2a>
    if (adcp->grpp != NULL) {
 8002e8a:	6903      	ldr	r3, [r0, #16]
 8002e8c:	b163      	cbz	r3, 8002ea8 <adc_lld_serve_rx_interrupt+0x28>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8002e8e:	068a      	lsls	r2, r1, #26
 8002e90:	d52d      	bpl.n	8002eee <adc_lld_serve_rx_interrupt+0x6e>
        _adc_isr_full_code(adcp);
 8002e92:	781a      	ldrb	r2, [r3, #0]
 8002e94:	2a00      	cmp	r2, #0
 8002e96:	d037      	beq.n	8002f08 <adc_lld_serve_rx_interrupt+0x88>
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	b12b      	cbz	r3, 8002ea8 <adc_lld_serve_rx_interrupt+0x28>
 8002e9c:	2204      	movs	r2, #4
 8002e9e:	7002      	strb	r2, [r0, #0]
 8002ea0:	4798      	blx	r3
 8002ea2:	7823      	ldrb	r3, [r4, #0]
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d046      	beq.n	8002f36 <adc_lld_serve_rx_interrupt+0xb6>
}
 8002ea8:	bd10      	pop	{r4, pc}
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8002eaa:	f7ff ffc9 	bl	8002e40 <adc_lld_stop_conversion>
 8002eae:	6923      	ldr	r3, [r4, #16]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	b323      	cbz	r3, 8002efe <adc_lld_serve_rx_interrupt+0x7e>
 8002eb4:	2205      	movs	r2, #5
 8002eb6:	7022      	strb	r2, [r4, #0]
 8002eb8:	2100      	movs	r1, #0
 8002eba:	4620      	mov	r0, r4
 8002ebc:	4798      	blx	r3
 8002ebe:	7823      	ldrb	r3, [r4, #0]
 8002ec0:	2b05      	cmp	r3, #5
 8002ec2:	d01c      	beq.n	8002efe <adc_lld_serve_rx_interrupt+0x7e>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002ec4:	2320      	movs	r3, #32
 8002ec6:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8002eca:	f7ff fc01 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002ece:	f7ff fd27 	bl	8002920 <_dbg_check_lock_from_isr>
 8002ed2:	f104 0014 	add.w	r0, r4, #20
 8002ed6:	f04f 31ff 	mov.w	r1, #4294967295
 8002eda:	f7ff fcc9 	bl	8002870 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8002ede:	f7ff fd07 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8002ee2:	f7ff fbe5 	bl	80026b0 <_stats_stop_measure_crit_isr>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f383 8811 	msr	BASEPRI, r3
}
 8002eec:	bd10      	pop	{r4, pc}
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 8002eee:	06ca      	lsls	r2, r1, #27
 8002ef0:	d5da      	bpl.n	8002ea8 <adc_lld_serve_rx_interrupt+0x28>
        _adc_isr_half_code(adcp);
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0d7      	beq.n	8002ea8 <adc_lld_serve_rx_interrupt+0x28>
}
 8002ef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        _adc_isr_half_code(adcp);
 8002efc:	4718      	bx	r3
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8002efe:	2202      	movs	r2, #2
 8002f00:	2300      	movs	r3, #0
 8002f02:	7022      	strb	r2, [r4, #0]
 8002f04:	6123      	str	r3, [r4, #16]
 8002f06:	e7dd      	b.n	8002ec4 <adc_lld_serve_rx_interrupt+0x44>
        _adc_isr_full_code(adcp);
 8002f08:	f7ff ff9a 	bl	8002e40 <adc_lld_stop_conversion>
 8002f0c:	6923      	ldr	r3, [r4, #16]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	b1a3      	cbz	r3, 8002f3c <adc_lld_serve_rx_interrupt+0xbc>
 8002f12:	2204      	movs	r2, #4
 8002f14:	7022      	strb	r2, [r4, #0]
 8002f16:	4620      	mov	r0, r4
 8002f18:	4798      	blx	r3
 8002f1a:	7823      	ldrb	r3, [r4, #0]
 8002f1c:	2b04      	cmp	r3, #4
 8002f1e:	d00d      	beq.n	8002f3c <adc_lld_serve_rx_interrupt+0xbc>
 8002f20:	2320      	movs	r3, #32
 8002f22:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8002f26:	f7ff fbd3 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002f2a:	f7ff fcf9 	bl	8002920 <_dbg_check_lock_from_isr>
 8002f2e:	f104 0014 	add.w	r0, r4, #20
 8002f32:	2100      	movs	r1, #0
 8002f34:	e7d1      	b.n	8002eda <adc_lld_serve_rx_interrupt+0x5a>
 8002f36:	2303      	movs	r3, #3
 8002f38:	7023      	strb	r3, [r4, #0]
}
 8002f3a:	bd10      	pop	{r4, pc}
        _adc_isr_full_code(adcp);
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	2300      	movs	r3, #0
 8002f40:	7022      	strb	r2, [r4, #0]
 8002f42:	6123      	str	r3, [r4, #16]
 8002f44:	e7ec      	b.n	8002f20 <adc_lld_serve_rx_interrupt+0xa0>
 8002f46:	bf00      	nop
	...

08002f50 <_ctl>:
#else
    break;
#endif
  }
  return MSG_OK;
}
 8002f50:	2000      	movs	r0, #0
 8002f52:	4770      	bx	lr
	...

08002f60 <chSchWakeupS.constprop.0>:
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8002f60:	b570      	push	{r4, r5, r6, lr}
  thread_t *otp = currp;
 8002f62:	4d19      	ldr	r5, [pc, #100]	; (8002fc8 <chSchWakeupS.constprop.0+0x68>)
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8002f64:	4604      	mov	r4, r0
  chDbgCheckClassS();
 8002f66:	f7ff fbbb 	bl	80026e0 <chDbgCheckClassS>
  thread_t *otp = currp;
 8002f6a:	69ae      	ldr	r6, [r5, #24]
  if (ntp->prio <= otp->prio) {
 8002f6c:	6883      	ldr	r3, [r0, #8]
 8002f6e:	68b1      	ldr	r1, [r6, #8]
  ntp->u.rdymsg = msg;
 8002f70:	2000      	movs	r0, #0
  if (ntp->prio <= otp->prio) {
 8002f72:	428b      	cmp	r3, r1
  ntp->u.rdymsg = msg;
 8002f74:	6260      	str	r0, [r4, #36]	; 0x24
  if (ntp->prio <= otp->prio) {
 8002f76:	d804      	bhi.n	8002f82 <chSchWakeupS.constprop.0+0x22>
    (void) chSchReadyI(ntp);
 8002f78:	4620      	mov	r0, r4
}
 8002f7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    (void) chSchReadyI(ntp);
 8002f7e:	f7ff bc2f 	b.w	80027e0 <chSchReadyI>
  chDbgCheckClassI();
 8002f82:	f7ff fbbd 	bl	8002700 <chDbgCheckClassI>
  cp = (thread_t *)&ch.rlist.queue;
 8002f86:	462b      	mov	r3, r5
  tp->state = CH_STATE_READY;
 8002f88:	f886 0020 	strb.w	r0, [r6, #32]
    cp = cp->queue.next;
 8002f8c:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio > tp->prio);
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	4291      	cmp	r1, r2
 8002f92:	d3fb      	bcc.n	8002f8c <chSchWakeupS.constprop.0+0x2c>
  tp->queue.prev             = cp->queue.prev;
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	6072      	str	r2, [r6, #4]
    ntp->state = CH_STATE_CURRENT;
 8002f98:	2101      	movs	r1, #1
  tp->queue.next             = cp;
 8002f9a:	6033      	str	r3, [r6, #0]
  tp->queue.prev->queue.next = tp;
 8002f9c:	6016      	str	r6, [r2, #0]
  cp->queue.prev             = tp;
 8002f9e:	605e      	str	r6, [r3, #4]
    ntp->state = CH_STATE_CURRENT;
 8002fa0:	f884 1020 	strb.w	r1, [r4, #32]
  ch.kernel_stats.n_ctxswc++;
 8002fa4:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
    currp = ntp;
 8002fa8:	61ac      	str	r4, [r5, #24]
 8002faa:	440b      	add	r3, r1
  chTMChainMeasurementToX(&otp->stats, &ntp->stats);
 8002fac:	f106 0048 	add.w	r0, r6, #72	; 0x48
 8002fb0:	f104 0148 	add.w	r1, r4, #72	; 0x48
  ch.kernel_stats.n_ctxswc++;
 8002fb4:	f8c5 30a4 	str.w	r3, [r5, #164]	; 0xa4
  chTMChainMeasurementToX(&otp->stats, &ntp->stats);
 8002fb8:	f7ff fb32 	bl	8002620 <chTMChainMeasurementToX>
    chSysSwitch(ntp, otp);
 8002fbc:	4631      	mov	r1, r6
 8002fbe:	4620      	mov	r0, r4
}
 8002fc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chSysSwitch(ntp, otp);
 8002fc4:	f7fd b97c 	b.w	80002c0 <_port_switch>
 8002fc8:	20001218 	.word	0x20001218
 8002fcc:	00000000 	.word	0x00000000

08002fd0 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
 8002fd0:	b538      	push	{r3, r4, r5, lr}
  thread_t *otp = currp;
 8002fd2:	4c0f      	ldr	r4, [pc, #60]	; (8003010 <chSchGoSleepS+0x40>)
  chDbgCheckClassS();
 8002fd4:	f7ff fb84 	bl	80026e0 <chDbgCheckClassS>
  thread_t *otp = currp;
 8002fd8:	69a5      	ldr	r5, [r4, #24]
  thread_t *tp = tqp->next;
 8002fda:	6821      	ldr	r1, [r4, #0]
  otp->state = newstate;
 8002fdc:	f885 0020 	strb.w	r0, [r5, #32]
  tqp->next             = tp->queue.next;
 8002fe0:	680b      	ldr	r3, [r1, #0]
 8002fe2:	6023      	str	r3, [r4, #0]
  currp->state = CH_STATE_CURRENT;
 8002fe4:	2201      	movs	r2, #1
  tqp->next->queue.prev = (thread_t *)tqp;
 8002fe6:	605c      	str	r4, [r3, #4]
 8002fe8:	f881 2020 	strb.w	r2, [r1, #32]
  ch.kernel_stats.n_ctxswc++;
 8002fec:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
  currp = queue_fifo_remove(&ch.rlist.queue);
 8002ff0:	61a1      	str	r1, [r4, #24]
 8002ff2:	4413      	add	r3, r2
  chTMChainMeasurementToX(&otp->stats, &ntp->stats);
 8002ff4:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8002ff8:	3148      	adds	r1, #72	; 0x48
  ch.kernel_stats.n_ctxswc++;
 8002ffa:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
  chTMChainMeasurementToX(&otp->stats, &ntp->stats);
 8002ffe:	f7ff fb0f 	bl	8002620 <chTMChainMeasurementToX>
  chSysSwitch(currp, otp);
 8003002:	69a0      	ldr	r0, [r4, #24]
 8003004:	4629      	mov	r1, r5
}
 8003006:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(currp, otp);
 800300a:	f7fd b959 	b.w	80002c0 <_port_switch>
 800300e:	bf00      	nop
 8003010:	20001218 	.word	0x20001218
	...

08003020 <chThdExitS>:
void chThdExitS(msg_t msg) {
 8003020:	b538      	push	{r3, r4, r5, lr}
  thread_t *tp = currp;
 8003022:	4b10      	ldr	r3, [pc, #64]	; (8003064 <chThdExitS+0x44>)
 8003024:	699c      	ldr	r4, [r3, #24]
  return (bool)(tlp->next != (thread_t *)tlp);
 8003026:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tp->u.exitcode = msg;
 8003028:	6260      	str	r0, [r4, #36]	; 0x24
  while (list_notempty(&tp->waiting)) {
 800302a:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800302e:	42ab      	cmp	r3, r5
 8003030:	d007      	beq.n	8003042 <chThdExitS+0x22>
  tlp->next = tp->queue.next;
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	62a2      	str	r2, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->waiting));
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff fbd2 	bl	80027e0 <chSchReadyI>
  return (bool)(tlp->next != (thread_t *)tlp);
 800303c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
 800303e:	42ab      	cmp	r3, r5
 8003040:	d1f7      	bne.n	8003032 <chThdExitS+0x12>
  if ((tp->refs == (trefs_t)0) &&
 8003042:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003046:	b93b      	cbnz	r3, 8003058 <chThdExitS+0x38>
 8003048:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 800304c:	079b      	lsls	r3, r3, #30
 800304e:	d103      	bne.n	8003058 <chThdExitS+0x38>
    REG_REMOVE(tp);
 8003050:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8003054:	6113      	str	r3, [r2, #16]
 8003056:	615a      	str	r2, [r3, #20]
}
 8003058:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 800305c:	200f      	movs	r0, #15
 800305e:	f7ff bfb7 	b.w	8002fd0 <chSchGoSleepS>
 8003062:	bf00      	nop
 8003064:	20001218 	.word	0x20001218
	...

08003070 <chSchGoSleepTimeoutS>:
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8003070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003072:	b087      	sub	sp, #28
  chDbgCheckClassS();
 8003074:	f7ff fb34 	bl	80026e0 <chDbgCheckClassS>
  if (TIME_INFINITE != timeout) {
 8003078:	1c4b      	adds	r3, r1, #1
 800307a:	d04d      	beq.n	8003118 <chSchGoSleepTimeoutS+0xa8>
    chVTDoSetI(&vt, timeout, wakeup, currp);
 800307c:	4c41      	ldr	r4, [pc, #260]	; (8003184 <chSchGoSleepTimeoutS+0x114>)

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->par = par;
  vtp->func = vtfunc;
 800307e:	4e42      	ldr	r6, [pc, #264]	; (8003188 <chSchGoSleepTimeoutS+0x118>)
  chDbgCheckClassI();
 8003080:	f7ff fb3e 	bl	8002700 <chDbgCheckClassI>
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8003084:	4625      	mov	r5, r4
 8003086:	2902      	cmp	r1, #2
 8003088:	f855 3f1c 	ldr.w	r3, [r5, #28]!
 800308c:	69a2      	ldr	r2, [r4, #24]
  vtp->par = par;
 800308e:	9205      	str	r2, [sp, #20]
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8003090:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
 8003094:	bf38      	it	cc
 8003096:	2102      	movcc	r1, #2
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8003098:	42ab      	cmp	r3, r5
 800309a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  vtp->func = vtfunc;
 800309c:	9604      	str	r6, [sp, #16]
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 800309e:	d05e      	beq.n	800315e <chSchGoSleepTimeoutS+0xee>
    /* Pointer to the first element in the delta list, which is non-empty.*/
    p = ch.vtlist.next;

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'now'.*/
    delta = chTimeDiffX(ch.vtlist.lasttime, now) + delay;
 80030a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 80030a2:	1b92      	subs	r2, r2, r6
 80030a4:	1889      	adds	r1, r1, r2

    if (delta < chTimeDiffX(ch.vtlist.lasttime, now)) {
 80030a6:	d331      	bcc.n	800310c <chSchGoSleepTimeoutS+0x9c>
      /* Scenario where a very large delay excedeed the numeric range, it
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->delta;
 80030a8:	689e      	ldr	r6, [r3, #8]
      p = p->next;
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689a      	ldr	r2, [r3, #8]
      delta -= p->delta;
 80030ae:	1b89      	subs	r1, r1, r6
  p = ch.vtlist.next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->delta < delta) {
 80030b0:	4291      	cmp	r1, r2
 80030b2:	d904      	bls.n	80030be <chSchGoSleepTimeoutS+0x4e>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(p != vtp, "timer already armed");

    delta -= p->delta;
    p = p->next;
 80030b4:	681b      	ldr	r3, [r3, #0]
    delta -= p->delta;
 80030b6:	1a89      	subs	r1, r1, r2
  while (p->delta < delta) {
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	428a      	cmp	r2, r1
 80030bc:	d3fa      	bcc.n	80030b4 <chSchGoSleepTimeoutS+0x44>
  }

  /* The timer is inserted in the delta list.*/
  vtp->next = p;
  vtp->prev = vtp->next->prev;
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	9202      	str	r2, [sp, #8]
  vtp->prev->next = vtp;
 80030c2:	ae01      	add	r6, sp, #4
  vtp->next = p;
 80030c4:	9301      	str	r3, [sp, #4]
  vtp->prev->next = vtp;
 80030c6:	6016      	str	r6, [r2, #0]
  p->prev = vtp;
 80030c8:	605e      	str	r6, [r3, #4]
  vtp->delta = delta;
 80030ca:	9103      	str	r1, [sp, #12]

  /* Calculate new delta for the following entry.*/
  p->delta -= delta;
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	1a51      	subs	r1, r2, r1

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  ch.vtlist.delta = (sysinterval_t)-1;
 80030d0:	f04f 32ff 	mov.w	r2, #4294967295
  p->delta -= delta;
 80030d4:	6099      	str	r1, [r3, #8]
  ch.vtlist.delta = (sysinterval_t)-1;
 80030d6:	6262      	str	r2, [r4, #36]	; 0x24
    chSchGoSleepS(newstate);
 80030d8:	f7ff ff7a 	bl	8002fd0 <chSchGoSleepS>
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {

  chDbgCheckClassI();
 80030dc:	f7ff fb10 	bl	8002700 <chDbgCheckClassI>
    if (chVTIsArmedI(&vt)) {
 80030e0:	9b04      	ldr	r3, [sp, #16]
 80030e2:	b17b      	cbz	r3, 8003104 <chSchGoSleepTimeoutS+0x94>
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {

  chDbgCheckClassI();
 80030e4:	f7ff fb0c 	bl	8002700 <chDbgCheckClassI>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.next != vtp) {
 80030e8:	69e3      	ldr	r3, [r4, #28]
 80030ea:	42b3      	cmp	r3, r6
 80030ec:	d01b      	beq.n	8003126 <chSchGoSleepTimeoutS+0xb6>
    /* Removing the element from the delta list.*/
    vtp->prev->next = vtp->next;
 80030ee:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 80030f2:	6013      	str	r3, [r2, #0]
    vtp->next->prev = vtp->prev;
 80030f4:	9b01      	ldr	r3, [sp, #4]
    vtp->func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 80030f6:	42ab      	cmp	r3, r5
    vtp->next->prev = vtp->prev;
 80030f8:	605a      	str	r2, [r3, #4]
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 80030fa:	d003      	beq.n	8003104 <chSchGoSleepTimeoutS+0x94>
      vtp->next->delta += vtp->delta;
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	9903      	ldr	r1, [sp, #12]
 8003100:	440a      	add	r2, r1
 8003102:	609a      	str	r2, [r3, #8]
  return currp->u.rdymsg;
 8003104:	69a3      	ldr	r3, [r4, #24]
}
 8003106:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003108:	b007      	add	sp, #28
 800310a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (delta < p->delta) {
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	4291      	cmp	r1, r2
 8003110:	d2ce      	bcs.n	80030b0 <chSchGoSleepTimeoutS+0x40>
  return systime + (systime_t)interval;
 8003112:	440e      	add	r6, r1
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8003114:	637e      	str	r6, [r7, #52]	; 0x34
 8003116:	e7cb      	b.n	80030b0 <chSchGoSleepTimeoutS+0x40>
    chSchGoSleepS(newstate);
 8003118:	4c1a      	ldr	r4, [pc, #104]	; (8003184 <chSchGoSleepTimeoutS+0x114>)
 800311a:	f7ff ff59 	bl	8002fd0 <chSchGoSleepS>
  return currp->u.rdymsg;
 800311e:	69a3      	ldr	r3, [r4, #24]
}
 8003120:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003122:	b007      	add	sp, #28
 8003124:	bdf0      	pop	{r4, r5, r6, r7, pc}

    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.next = vtp->next;
 8003126:	9b01      	ldr	r3, [sp, #4]
 8003128:	61e3      	str	r3, [r4, #28]
  ch.vtlist.next->prev = (virtual_timer_t *)&ch.vtlist;
  vtp->func = NULL;
 800312a:	2200      	movs	r2, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 800312c:	42ab      	cmp	r3, r5
  ch.vtlist.next->prev = (virtual_timer_t *)&ch.vtlist;
 800312e:	605d      	str	r5, [r3, #4]
  vtp->func = NULL;
 8003130:	9204      	str	r2, [sp, #16]
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8003132:	d022      	beq.n	800317a <chSchGoSleepTimeoutS+0x10a>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.next->delta += vtp->delta;
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	9803      	ldr	r0, [sp, #12]
/*  if (ch.vtlist.next->delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chTimeDiffX(ch.vtlist.lasttime, chVTGetSystemTimeX());
 8003138:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  ch.vtlist.next->delta += vtp->delta;
 800313a:	4402      	add	r2, r0
  return (systime_t)STM32_ST_TIM->CNT;
 800313c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003140:	609a      	str	r2, [r3, #8]
 8003142:	6a43      	ldr	r3, [r0, #36]	; 0x24
  return (sysinterval_t)((systime_t)(end - start));
 8003144:	1a58      	subs	r0, r3, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.next->delta) {
 8003146:	4282      	cmp	r2, r0
 8003148:	d9dc      	bls.n	8003104 <chSchGoSleepTimeoutS+0x94>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = ch.vtlist.next->delta - nowdelta;
 800314a:	1acb      	subs	r3, r1, r3
 800314c:	4413      	add	r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
 800314e:	2b01      	cmp	r3, #1
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8003150:	bf98      	it	ls
 8003152:	1c82      	addls	r2, r0, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8003154:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  return systime + (systime_t)interval;
 8003158:	440a      	add	r2, r1
 800315a:	635a      	str	r2, [r3, #52]	; 0x34
 800315c:	e7d2      	b.n	8003104 <chSchGoSleepTimeoutS+0x94>
 800315e:	188b      	adds	r3, r1, r2
      ch.vtlist.next = vtp;
 8003160:	ae01      	add	r6, sp, #4
      ch.vtlist.lasttime = now;
 8003162:	62a2      	str	r2, [r4, #40]	; 0x28
      vtp->prev = (virtual_timer_t *)&ch.vtlist;
 8003164:	e9cd 5501 	strd	r5, r5, [sp, #4]
      ch.vtlist.prev = vtp;
 8003168:	e9c4 6607 	strd	r6, r6, [r4, #28]
      vtp->delta = delay;
 800316c:	9103      	str	r1, [sp, #12]
  STM32_ST_TIM->SR     = 0;
 800316e:	2200      	movs	r2, #0
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8003170:	637b      	str	r3, [r7, #52]	; 0x34
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8003172:	2302      	movs	r3, #2
  STM32_ST_TIM->SR     = 0;
 8003174:	613a      	str	r2, [r7, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	e7ae      	b.n	80030d8 <chSchGoSleepTimeoutS+0x68>
  STM32_ST_TIM->DIER = 0U;
 800317a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800317e:	60da      	str	r2, [r3, #12]
    return;
 8003180:	e7c0      	b.n	8003104 <chSchGoSleepTimeoutS+0x94>
 8003182:	bf00      	nop
 8003184:	20001218 	.word	0x20001218
 8003188:	08002951 	.word	0x08002951
 800318c:	00000000 	.word	0x00000000

08003190 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 8003190:	b161      	cbz	r1, 80031ac <chThdEnqueueTimeoutS+0x1c>
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 8003192:	4a08      	ldr	r2, [pc, #32]	; (80031b4 <chThdEnqueueTimeoutS+0x24>)
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8003194:	b410      	push	{r4}
  queue_insert(currp, tqp);
 8003196:	6992      	ldr	r2, [r2, #24]
  tp->queue.prev             = tqp->prev;
 8003198:	6844      	ldr	r4, [r0, #4]
 800319a:	4603      	mov	r3, r0
 800319c:	e9c2 3400 	strd	r3, r4, [r2]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80031a0:	2004      	movs	r0, #4
  tp->queue.prev->queue.next = tp;
 80031a2:	6022      	str	r2, [r4, #0]
}
 80031a4:	bc10      	pop	{r4}
  tqp->prev                  = tp;
 80031a6:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80031a8:	f7ff bf62 	b.w	8003070 <chSchGoSleepTimeoutS>
}
 80031ac:	f04f 30ff 	mov.w	r0, #4294967295
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	20001218 	.word	0x20001218
	...

080031c0 <chsnprintf.constprop.0>:
 *                      terminating NUL byte) that would have been
 *                      stored in @p str if there was room.
 *
 * @api
 */
int chsnprintf(char *str, size_t size, const char *fmt, ...) {
 80031c0:	b40c      	push	{r2, r3}
 80031c2:	b530      	push	{r4, r5, lr}
 80031c4:	b087      	sub	sp, #28
 80031c6:	aa0a      	add	r2, sp, #40	; 0x28
 */
void msObjectInit(MemoryStream *msp, uint8_t *buffer,
                  size_t size, size_t eos) {

  msp->vmt    = &vmt;
  msp->buffer = buffer;
 80031c8:	4d0b      	ldr	r5, [pc, #44]	; (80031f8 <chsnprintf.constprop.0+0x38>)
  msp->vmt    = &vmt;
 80031ca:	480c      	ldr	r0, [pc, #48]	; (80031fc <chsnprintf.constprop.0+0x3c>)
 80031cc:	f852 1b04 	ldr.w	r1, [r2], #4
 80031d0:	9001      	str	r0, [sp, #4]
  msp->size   = size;
 80031d2:	2313      	movs	r3, #19
  msp->eos    = eos;
 80031d4:	2400      	movs	r4, #0
     byte for the final zero.*/
  msObjectInit(&ms, (uint8_t *)str, size_wo_nul, 0);

  /* Performing the print operation using the common code.*/
  chp = (BaseSequentialStream *)(void *)&ms;
  retval = chvprintf(chp, fmt, ap);
 80031d6:	a801      	add	r0, sp, #4
  msp->size   = size;
 80031d8:	e9cd 5302 	strd	r5, r3, [sp, #8]
  msp->offset = 0;
 80031dc:	e9cd 4404 	strd	r4, r4, [sp, #16]
  va_start(ap, fmt);
 80031e0:	9200      	str	r2, [sp, #0]
  retval = chvprintf(chp, fmt, ap);
 80031e2:	f7fe feb5 	bl	8001f50 <chvprintf>

  /* Terminate with a zero, unless size==0.*/
  if (ms.eos < size) {
 80031e6:	9b04      	ldr	r3, [sp, #16]
 80031e8:	2b13      	cmp	r3, #19
    str[ms.eos] = 0;
 80031ea:	bf98      	it	ls
 80031ec:	54ec      	strbls	r4, [r5, r3]
}
 80031ee:	b007      	add	sp, #28
 80031f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80031f4:	b002      	add	sp, #8
 80031f6:	4770      	bx	lr
 80031f8:	200011f8 	.word	0x200011f8
 80031fc:	080097f4 	.word	0x080097f4

08003200 <chprintf>:
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8003200:	b40e      	push	{r1, r2, r3}
 8003202:	b500      	push	{lr}
 8003204:	b082      	sub	sp, #8
 8003206:	aa03      	add	r2, sp, #12
 8003208:	f852 1b04 	ldr.w	r1, [r2], #4
  va_start(ap, fmt);
 800320c:	9201      	str	r2, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 800320e:	f7fe fe9f 	bl	8001f50 <chvprintf>
}
 8003212:	b002      	add	sp, #8
 8003214:	f85d eb04 	ldr.w	lr, [sp], #4
 8003218:	b003      	add	sp, #12
 800321a:	4770      	bx	lr
 800321c:	0000      	movs	r0, r0
	...

08003220 <cmd_demo>:
      of the single dominant colors (simultaneously) is shown on the display.                           */

  (void)chp;
  (void)argv;

  if (argc == 0) {
 8003220:	b939      	cbnz	r1, 8003232 <cmd_demo+0x12>
      demo_flag = 1;

      // Disable other threads
      joy_flag = 0;
 8003222:	4805      	ldr	r0, [pc, #20]	; (8003238 <cmd_demo+0x18>)
      demo_flag = 1;
 8003224:	4a05      	ldr	r2, [pc, #20]	; (800323c <cmd_demo+0x1c>)
      oled_flag = 0;
 8003226:	4b06      	ldr	r3, [pc, #24]	; (8003240 <cmd_demo+0x20>)
      joy_flag = 0;
 8003228:	6001      	str	r1, [r0, #0]
      demo_flag = 1;
 800322a:	2001      	movs	r0, #1
 800322c:	6010      	str	r0, [r2, #0]
      oled_flag = 0;
 800322e:	6019      	str	r1, [r3, #0]
  }
  else
      chprintf(chp, "Usage: DEMO\r\n");
}
 8003230:	4770      	bx	lr
      chprintf(chp, "Usage: DEMO\r\n");
 8003232:	4904      	ldr	r1, [pc, #16]	; (8003244 <cmd_demo+0x24>)
 8003234:	f7ff bfe4 	b.w	8003200 <chprintf>
 8003238:	200014ec 	.word	0x200014ec
 800323c:	2000145c 	.word	0x2000145c
 8003240:	200014f4 	.word	0x200014f4
 8003244:	080078d0 	.word	0x080078d0
	...

08003250 <cmd_echo>:

#if (SHELL_CMD_ECHO_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_echo(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc != 1) {
 8003250:	2901      	cmp	r1, #1
 8003252:	d003      	beq.n	800325c <cmd_echo+0xc>
    shellUsage(chp, "echo \"message\"");
 8003254:	4a03      	ldr	r2, [pc, #12]	; (8003264 <cmd_echo+0x14>)
 8003256:	4904      	ldr	r1, [pc, #16]	; (8003268 <cmd_echo+0x18>)
 8003258:	f7ff bfd2 	b.w	8003200 <chprintf>
    return;
  }
  chprintf(chp, "%s" SHELL_NEWLINE_STR, argv[0]);
 800325c:	6812      	ldr	r2, [r2, #0]
 800325e:	4903      	ldr	r1, [pc, #12]	; (800326c <cmd_echo+0x1c>)
 8003260:	f7ff bfce 	b.w	8003200 <chprintf>
 8003264:	080078e0 	.word	0x080078e0
 8003268:	080078f0 	.word	0x080078f0
 800326c:	080078fc 	.word	0x080078fc

08003270 <cmd_info>:
  if (argc > 0) {
 8003270:	2900      	cmp	r1, #0
 8003272:	dc2e      	bgt.n	80032d2 <cmd_info+0x62>
static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003274:	b510      	push	{r4, lr}
  chprintf(chp, "Kernel:       %s" SHELL_NEWLINE_STR, CH_KERNEL_VERSION);
 8003276:	4a19      	ldr	r2, [pc, #100]	; (80032dc <cmd_info+0x6c>)
 8003278:	4919      	ldr	r1, [pc, #100]	; (80032e0 <cmd_info+0x70>)
static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 800327a:	b082      	sub	sp, #8
 800327c:	4604      	mov	r4, r0
  chprintf(chp, "Kernel:       %s" SHELL_NEWLINE_STR, CH_KERNEL_VERSION);
 800327e:	f7ff ffbf 	bl	8003200 <chprintf>
  chprintf(chp, "Compiler:     %s" SHELL_NEWLINE_STR, PORT_COMPILER_NAME);
 8003282:	4a18      	ldr	r2, [pc, #96]	; (80032e4 <cmd_info+0x74>)
 8003284:	4918      	ldr	r1, [pc, #96]	; (80032e8 <cmd_info+0x78>)
 8003286:	4620      	mov	r0, r4
 8003288:	f7ff ffba 	bl	8003200 <chprintf>
  chprintf(chp, "Architecture: %s" SHELL_NEWLINE_STR, PORT_ARCHITECTURE_NAME);
 800328c:	4a17      	ldr	r2, [pc, #92]	; (80032ec <cmd_info+0x7c>)
 800328e:	4918      	ldr	r1, [pc, #96]	; (80032f0 <cmd_info+0x80>)
 8003290:	4620      	mov	r0, r4
 8003292:	f7ff ffb5 	bl	8003200 <chprintf>
  chprintf(chp, "Core Variant: %s" SHELL_NEWLINE_STR, PORT_CORE_VARIANT_NAME);
 8003296:	4a17      	ldr	r2, [pc, #92]	; (80032f4 <cmd_info+0x84>)
 8003298:	4917      	ldr	r1, [pc, #92]	; (80032f8 <cmd_info+0x88>)
 800329a:	4620      	mov	r0, r4
 800329c:	f7ff ffb0 	bl	8003200 <chprintf>
  chprintf(chp, "Port Info:    %s" SHELL_NEWLINE_STR, PORT_INFO);
 80032a0:	4a16      	ldr	r2, [pc, #88]	; (80032fc <cmd_info+0x8c>)
 80032a2:	4917      	ldr	r1, [pc, #92]	; (8003300 <cmd_info+0x90>)
 80032a4:	4620      	mov	r0, r4
 80032a6:	f7ff ffab 	bl	8003200 <chprintf>
  chprintf(chp, "Platform:     %s" SHELL_NEWLINE_STR, PLATFORM_NAME);
 80032aa:	4a16      	ldr	r2, [pc, #88]	; (8003304 <cmd_info+0x94>)
 80032ac:	4916      	ldr	r1, [pc, #88]	; (8003308 <cmd_info+0x98>)
 80032ae:	4620      	mov	r0, r4
 80032b0:	f7ff ffa6 	bl	8003200 <chprintf>
  chprintf(chp, "Board:        %s" SHELL_NEWLINE_STR, BOARD_NAME);
 80032b4:	4a15      	ldr	r2, [pc, #84]	; (800330c <cmd_info+0x9c>)
 80032b6:	4916      	ldr	r1, [pc, #88]	; (8003310 <cmd_info+0xa0>)
 80032b8:	4620      	mov	r0, r4
 80032ba:	f7ff ffa1 	bl	8003200 <chprintf>
  chprintf(chp, "Build time:   %s%s%s" SHELL_NEWLINE_STR, __DATE__, " - ", __TIME__);
 80032be:	4b15      	ldr	r3, [pc, #84]	; (8003314 <cmd_info+0xa4>)
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	4a15      	ldr	r2, [pc, #84]	; (8003318 <cmd_info+0xa8>)
 80032c4:	4b15      	ldr	r3, [pc, #84]	; (800331c <cmd_info+0xac>)
 80032c6:	4916      	ldr	r1, [pc, #88]	; (8003320 <cmd_info+0xb0>)
 80032c8:	4620      	mov	r0, r4
 80032ca:	f7ff ff99 	bl	8003200 <chprintf>
}
 80032ce:	b002      	add	sp, #8
 80032d0:	bd10      	pop	{r4, pc}
    shellUsage(chp, "info");
 80032d2:	4a14      	ldr	r2, [pc, #80]	; (8003324 <cmd_info+0xb4>)
 80032d4:	4914      	ldr	r1, [pc, #80]	; (8003328 <cmd_info+0xb8>)
 80032d6:	f7ff bf93 	b.w	8003200 <chprintf>
 80032da:	bf00      	nop
 80032dc:	0800790c 	.word	0x0800790c
 80032e0:	08007914 	.word	0x08007914
 80032e4:	08007928 	.word	0x08007928
 80032e8:	08007968 	.word	0x08007968
 80032ec:	0800797c 	.word	0x0800797c
 80032f0:	08007988 	.word	0x08007988
 80032f4:	0800799c 	.word	0x0800799c
 80032f8:	080079a8 	.word	0x080079a8
 80032fc:	080079bc 	.word	0x080079bc
 8003300:	080079d4 	.word	0x080079d4
 8003304:	080079e8 	.word	0x080079e8
 8003308:	08007a14 	.word	0x08007a14
 800330c:	08007a28 	.word	0x08007a28
 8003310:	08007a54 	.word	0x08007a54
 8003314:	08007a90 	.word	0x08007a90
 8003318:	08007a6c 	.word	0x08007a6c
 800331c:	08007a68 	.word	0x08007a68
 8003320:	08007a78 	.word	0x08007a78
 8003324:	08007904 	.word	0x08007904
 8003328:	080078f0 	.word	0x080078f0
 800332c:	00000000 	.word	0x00000000

08003330 <cmd_oled>:
  if (argc == 1) {   // Right number of parameters
 8003330:	2901      	cmp	r1, #1
static void cmd_oled(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003332:	b570      	push	{r4, r5, r6, lr}
 8003334:	4605      	mov	r5, r0
  if (argc == 1) {   // Right number of parameters
 8003336:	d114      	bne.n	8003362 <cmd_oled+0x32>
    if (!(strcmp(argv[0], "LED")) || !(strcmp(argv[0], "JOY"))) {
 8003338:	6816      	ldr	r6, [r2, #0]
 800333a:	460c      	mov	r4, r1
 800333c:	4630      	mov	r0, r6
 800333e:	490d      	ldr	r1, [pc, #52]	; (8003374 <cmd_oled+0x44>)
 8003340:	f7fe f862 	bl	8001408 <strcmp>
 8003344:	b940      	cbnz	r0, 8003358 <cmd_oled+0x28>
        oled_flag_led = 1;
 8003346:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <cmd_oled+0x48>)
 8003348:	601c      	str	r4, [r3, #0]
      oled_flag = 1;
 800334a:	490c      	ldr	r1, [pc, #48]	; (800337c <cmd_oled+0x4c>)
      demo_flag = 0;
 800334c:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <cmd_oled+0x50>)
      oled_flag = 1;
 800334e:	2001      	movs	r0, #1
      demo_flag = 0;
 8003350:	2200      	movs	r2, #0
      oled_flag = 1;
 8003352:	6008      	str	r0, [r1, #0]
      demo_flag = 0;
 8003354:	601a      	str	r2, [r3, #0]
}
 8003356:	bd70      	pop	{r4, r5, r6, pc}
    if (!(strcmp(argv[0], "LED")) || !(strcmp(argv[0], "JOY"))) {
 8003358:	490a      	ldr	r1, [pc, #40]	; (8003384 <cmd_oled+0x54>)
 800335a:	4630      	mov	r0, r6
 800335c:	f7fe f854 	bl	8001408 <strcmp>
 8003360:	b128      	cbz	r0, 800336e <cmd_oled+0x3e>
      chprintf(chp, "Usage: OLED [LED|JOY]\r\n");
 8003362:	4628      	mov	r0, r5
 8003364:	4908      	ldr	r1, [pc, #32]	; (8003388 <cmd_oled+0x58>)
}
 8003366:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      chprintf(chp, "Usage: OLED [LED|JOY]\r\n");
 800336a:	f7ff bf49 	b.w	8003200 <chprintf>
        oled_flag_led = 0;
 800336e:	4b02      	ldr	r3, [pc, #8]	; (8003378 <cmd_oled+0x48>)
 8003370:	6018      	str	r0, [r3, #0]
 8003372:	e7ea      	b.n	800334a <cmd_oled+0x1a>
 8003374:	08007a9c 	.word	0x08007a9c
 8003378:	200014f8 	.word	0x200014f8
 800337c:	200014f4 	.word	0x200014f4
 8003380:	2000145c 	.word	0x2000145c
 8003384:	08007aa0 	.word	0x08007aa0
 8003388:	08007aa4 	.word	0x08007aa4
 800338c:	00000000 	.word	0x00000000

08003390 <cmd_joy>:
  if (argc == 1) {
 8003390:	2901      	cmp	r1, #1
static void cmd_joy(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003392:	b538      	push	{r3, r4, r5, lr}
 8003394:	4604      	mov	r4, r0
  if (argc == 1) {
 8003396:	d110      	bne.n	80033ba <cmd_joy+0x2a>
    if (!(strcmp(argv[0], "XY")) || !(strcmp(argv[0], "POLAR"))) {
 8003398:	6815      	ldr	r5, [r2, #0]
 800339a:	782b      	ldrb	r3, [r5, #0]
 800339c:	2b58      	cmp	r3, #88	; 0x58
 800339e:	d012      	beq.n	80033c6 <cmd_joy+0x36>
 80033a0:	4912      	ldr	r1, [pc, #72]	; (80033ec <cmd_joy+0x5c>)
 80033a2:	4628      	mov	r0, r5
 80033a4:	f7fe f830 	bl	8001408 <strcmp>
 80033a8:	b9b0      	cbnz	r0, 80033d8 <cmd_joy+0x48>
        cartesian = 0;
 80033aa:	4b11      	ldr	r3, [pc, #68]	; (80033f0 <cmd_joy+0x60>)
 80033ac:	6018      	str	r0, [r3, #0]
      stream = chp;
 80033ae:	4a11      	ldr	r2, [pc, #68]	; (80033f4 <cmd_joy+0x64>)
      joy_flag = 1;
 80033b0:	4b11      	ldr	r3, [pc, #68]	; (80033f8 <cmd_joy+0x68>)
      stream = chp;
 80033b2:	6014      	str	r4, [r2, #0]
      joy_flag = 1;
 80033b4:	2201      	movs	r2, #1
 80033b6:	601a      	str	r2, [r3, #0]
}
 80033b8:	bd38      	pop	{r3, r4, r5, pc}
      chprintf(chp, "Usage: JOY [XY|POLAR]\r\n");
 80033ba:	4620      	mov	r0, r4
 80033bc:	490f      	ldr	r1, [pc, #60]	; (80033fc <cmd_joy+0x6c>)
}
 80033be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      chprintf(chp, "Usage: JOY [XY|POLAR]\r\n");
 80033c2:	f7ff bf1d 	b.w	8003200 <chprintf>
    if (!(strcmp(argv[0], "XY")) || !(strcmp(argv[0], "POLAR"))) {
 80033c6:	786b      	ldrb	r3, [r5, #1]
 80033c8:	2b59      	cmp	r3, #89	; 0x59
 80033ca:	d1e9      	bne.n	80033a0 <cmd_joy+0x10>
 80033cc:	78ab      	ldrb	r3, [r5, #2]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1e6      	bne.n	80033a0 <cmd_joy+0x10>
        cartesian = 1;
 80033d2:	4b07      	ldr	r3, [pc, #28]	; (80033f0 <cmd_joy+0x60>)
 80033d4:	6019      	str	r1, [r3, #0]
 80033d6:	e7ea      	b.n	80033ae <cmd_joy+0x1e>
    else if (!(strcmp(argv[0], "OFF")))
 80033d8:	4909      	ldr	r1, [pc, #36]	; (8003400 <cmd_joy+0x70>)
 80033da:	4628      	mov	r0, r5
 80033dc:	f7fe f814 	bl	8001408 <strcmp>
 80033e0:	2800      	cmp	r0, #0
 80033e2:	d1ea      	bne.n	80033ba <cmd_joy+0x2a>
      joy_flag = 0;
 80033e4:	4b04      	ldr	r3, [pc, #16]	; (80033f8 <cmd_joy+0x68>)
 80033e6:	6018      	str	r0, [r3, #0]
}
 80033e8:	bd38      	pop	{r3, r4, r5, pc}
 80033ea:	bf00      	nop
 80033ec:	08007abc 	.word	0x08007abc
 80033f0:	2000120c 	.word	0x2000120c
 80033f4:	20001550 	.word	0x20001550
 80033f8:	200014ec 	.word	0x200014ec
 80033fc:	08007ac8 	.word	0x08007ac8
 8003400:	08007ac4 	.word	0x08007ac4
	...

08003410 <fillScreen>:
  for (idx = 0; idx < 8; idx++) {
 8003410:	2900      	cmp	r1, #0
static void fillScreen(void *ip, ssd1306_color_t color) {
 8003412:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003414:	bf0c      	ite	eq
 8003416:	2700      	moveq	r7, #0
 8003418:	27ff      	movne	r7, #255	; 0xff
 800341a:	f100 0410 	add.w	r4, r0, #16
 800341e:	f500 6583 	add.w	r5, r0, #1048	; 0x418
    drvp->fb[SSD1306_WIDTH_FIXED * idx] = 0x40;
 8003422:	2640      	movs	r6, #64	; 0x40
 8003424:	f804 6c01 	strb.w	r6, [r4, #-1]
    memset(&drvp->fb[SSD1306_WIDTH_FIXED * idx + 1],
 8003428:	4620      	mov	r0, r4
 800342a:	2280      	movs	r2, #128	; 0x80
 800342c:	4639      	mov	r1, r7
 800342e:	3481      	adds	r4, #129	; 0x81
 8003430:	f004 f932 	bl	8007698 <memset>
  for (idx = 0; idx < 8; idx++) {
 8003434:	42ac      	cmp	r4, r5
 8003436:	d1f5      	bne.n	8003424 <fillScreen+0x14>
}
 8003438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800343a:	bf00      	nop
 800343c:	0000      	movs	r0, r0
	...

08003440 <parse_arguments>:

/*===========================================================================*/
/* Module local functions.                                                   */
/*===========================================================================*/

static char *parse_arguments(char *str, char **saveptr) {
 8003440:	b570      	push	{r4, r5, r6, lr}
 8003442:	460d      	mov	r5, r1
  char *p;

  if (str != NULL)
 8003444:	b1b8      	cbz	r0, 8003476 <parse_arguments+0x36>
 8003446:	4604      	mov	r4, r0
    *saveptr = str;
 8003448:	6028      	str	r0, [r5, #0]
  if (!p) {
    return NULL;
  }

  /* Skipping white space.*/
  p += strspn(p, " \t");
 800344a:	4912      	ldr	r1, [pc, #72]	; (8003494 <parse_arguments+0x54>)
 800344c:	4620      	mov	r0, r4
 800344e:	f004 f9f7 	bl	8007840 <strspn>

  if (*p == '"') {
 8003452:	5c21      	ldrb	r1, [r4, r0]
 8003454:	2922      	cmp	r1, #34	; 0x22
  p += strspn(p, " \t");
 8003456:	eb04 0600 	add.w	r6, r4, r0
  if (*p == '"') {
 800345a:	d012      	beq.n	8003482 <parse_arguments+0x42>
    p++;
    *saveptr = strpbrk(p, "\"");
  }
  else {
    /* The delimiter is white space.*/
    *saveptr = strpbrk(p, " \t");
 800345c:	490d      	ldr	r1, [pc, #52]	; (8003494 <parse_arguments+0x54>)
 800345e:	4630      	mov	r0, r6
 8003460:	f004 f9d2 	bl	8007808 <strpbrk>
  }

  /* Replacing the delimiter with a zero.*/
  if (*saveptr != NULL) {
 8003464:	b198      	cbz	r0, 800348e <parse_arguments+0x4e>
    *(*saveptr)++ = '\0';
 8003466:	1c42      	adds	r2, r0, #1
 8003468:	2300      	movs	r3, #0
 800346a:	602a      	str	r2, [r5, #0]
 800346c:	7003      	strb	r3, [r0, #0]
  }

  return *p != '\0' ? p : NULL;
 800346e:	7833      	ldrb	r3, [r6, #0]
 8003470:	b123      	cbz	r3, 800347c <parse_arguments+0x3c>
}
 8003472:	4630      	mov	r0, r6
 8003474:	bd70      	pop	{r4, r5, r6, pc}
  p = *saveptr;
 8003476:	680c      	ldr	r4, [r1, #0]
  if (!p) {
 8003478:	2c00      	cmp	r4, #0
 800347a:	d1e6      	bne.n	800344a <parse_arguments+0xa>
    return NULL;
 800347c:	2600      	movs	r6, #0
}
 800347e:	4630      	mov	r0, r6
 8003480:	bd70      	pop	{r4, r5, r6, pc}
    p++;
 8003482:	3601      	adds	r6, #1
    *saveptr = strpbrk(p, "\"");
 8003484:	4630      	mov	r0, r6
 8003486:	f004 f957 	bl	8007738 <strchr>
  if (*saveptr != NULL) {
 800348a:	2800      	cmp	r0, #0
 800348c:	d1eb      	bne.n	8003466 <parse_arguments+0x26>
 800348e:	6028      	str	r0, [r5, #0]
 8003490:	e7ed      	b.n	800346e <parse_arguments+0x2e>
 8003492:	bf00      	nop
 8003494:	08007ae0 	.word	0x08007ae0
	...

080034a0 <_reads>:
static size_t _reads(void *ip, uint8_t *bp, size_t n) {
 80034a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (msp->eos - msp->offset < n)
 80034a2:	e9d0 3603 	ldrd	r3, r6, [r0, #12]
 80034a6:	1b9c      	subs	r4, r3, r6
  memcpy(bp, msp->buffer + msp->offset, n);
 80034a8:	6847      	ldr	r7, [r0, #4]
 80034aa:	4294      	cmp	r4, r2
 80034ac:	bf28      	it	cs
 80034ae:	4614      	movcs	r4, r2
static size_t _reads(void *ip, uint8_t *bp, size_t n) {
 80034b0:	4605      	mov	r5, r0
  memcpy(bp, msp->buffer + msp->offset, n);
 80034b2:	4622      	mov	r2, r4
 80034b4:	4608      	mov	r0, r1
 80034b6:	19b9      	adds	r1, r7, r6
 80034b8:	f7fd ff02 	bl	80012c0 <memcpy>
  msp->offset += n;
 80034bc:	692b      	ldr	r3, [r5, #16]
 80034be:	4423      	add	r3, r4
 80034c0:	612b      	str	r3, [r5, #16]
}
 80034c2:	4620      	mov	r0, r4
 80034c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034c6:	bf00      	nop
	...

080034d0 <_writes>:
static size_t _writes(void *ip, const uint8_t *bp, size_t n) {
 80034d0:	b570      	push	{r4, r5, r6, lr}
 80034d2:	4605      	mov	r5, r0
  if (msp->size - msp->eos < n)
 80034d4:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
 80034d8:	1a1c      	subs	r4, r3, r0
 80034da:	4294      	cmp	r4, r2
  memcpy(msp->buffer + msp->eos, bp, n);
 80034dc:	686e      	ldr	r6, [r5, #4]
 80034de:	bf28      	it	cs
 80034e0:	4614      	movcs	r4, r2
 80034e2:	4430      	add	r0, r6
 80034e4:	4622      	mov	r2, r4
 80034e6:	f7fd feeb 	bl	80012c0 <memcpy>
  msp->eos += n;
 80034ea:	68eb      	ldr	r3, [r5, #12]
 80034ec:	4423      	add	r3, r4
 80034ee:	60eb      	str	r3, [r5, #12]
}
 80034f0:	4620      	mov	r0, r4
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
	...

08003500 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003500:	f3ef 8309 	mrs	r3, PSP
    psp += sizeof (struct port_extctx);
 8003504:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003506:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800350a:	2300      	movs	r3, #0
 800350c:	f383 8811 	msr	BASEPRI, r3
}
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
	...

08003520 <_stats_stop_measure_crit_thd>:
  chTMStopMeasurementX(&ch.kernel_stats.m_crit_thd);
 8003520:	4801      	ldr	r0, [pc, #4]	; (8003528 <_stats_stop_measure_crit_thd+0x8>)
 8003522:	f7ff b89d 	b.w	8002660 <chTMStopMeasurementX>
 8003526:	bf00      	nop
 8003528:	200012c0 	.word	0x200012c0
 800352c:	00000000 	.word	0x00000000

08003530 <_stats_start_measure_crit_thd>:
  chTMStartMeasurementX(&ch.kernel_stats.m_crit_thd);
 8003530:	4801      	ldr	r0, [pc, #4]	; (8003538 <_stats_start_measure_crit_thd+0x8>)
 8003532:	f7ff b8c5 	b.w	80026c0 <chTMStartMeasurementX>
 8003536:	bf00      	nop
 8003538:	200012c0 	.word	0x200012c0
 800353c:	00000000 	.word	0x00000000

08003540 <chSchDoReschedule>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 8003540:	b538      	push	{r3, r4, r5, lr}
  thread_t *otp = currp;
 8003542:	4c15      	ldr	r4, [pc, #84]	; (8003598 <chSchDoReschedule+0x58>)
  thread_t *tp = tqp->next;
 8003544:	6823      	ldr	r3, [r4, #0]
 8003546:	69a5      	ldr	r5, [r4, #24]
  tqp->next             = tp->queue.next;
 8003548:	6819      	ldr	r1, [r3, #0]
 800354a:	6021      	str	r1, [r4, #0]

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = queue_fifo_remove(&ch.rlist.queue);
  currp->state = CH_STATE_CURRENT;
 800354c:	2201      	movs	r2, #1
  tqp->next->queue.prev = (thread_t *)tqp;
 800354e:	604c      	str	r4, [r1, #4]
 8003550:	f883 2020 	strb.w	r2, [r3, #32]
  currp = queue_fifo_remove(&ch.rlist.queue);
 8003554:	61a3      	str	r3, [r4, #24]
  chDbgCheckClassI();
 8003556:	f7ff f8d3 	bl	8002700 <chDbgCheckClassI>
  tp->state = CH_STATE_READY;
 800355a:	2300      	movs	r3, #0
  } while (cp->prio > tp->prio);
 800355c:	68aa      	ldr	r2, [r5, #8]
  tp->state = CH_STATE_READY;
 800355e:	f885 3020 	strb.w	r3, [r5, #32]
  cp = (thread_t *)&ch.rlist.queue;
 8003562:	e000      	b.n	8003566 <chSchDoReschedule+0x26>
 8003564:	6809      	ldr	r1, [r1, #0]
  } while (cp->prio > tp->prio);
 8003566:	688b      	ldr	r3, [r1, #8]
 8003568:	4293      	cmp	r3, r2
 800356a:	d8fb      	bhi.n	8003564 <chSchDoReschedule+0x24>
  tp->queue.prev             = cp->queue.prev;
 800356c:	684b      	ldr	r3, [r1, #4]
 800356e:	e9c5 1300 	strd	r1, r3, [r5]
  tp->queue.prev->queue.next = tp;
 8003572:	601d      	str	r5, [r3, #0]
  cp->queue.prev             = tp;
 8003574:	604d      	str	r5, [r1, #4]
  ch.kernel_stats.n_ctxswc++;
 8003576:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4

  /* Placing in ready list ahead of peers.*/
  otp = chSchReadyAheadI(otp);

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
 800357a:	69a1      	ldr	r1, [r4, #24]
 800357c:	3301      	adds	r3, #1
  chTMChainMeasurementToX(&otp->stats, &ntp->stats);
 800357e:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8003582:	3148      	adds	r1, #72	; 0x48
  ch.kernel_stats.n_ctxswc++;
 8003584:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
  chTMChainMeasurementToX(&otp->stats, &ntp->stats);
 8003588:	f7ff f84a 	bl	8002620 <chTMChainMeasurementToX>
 800358c:	69a0      	ldr	r0, [r4, #24]
 800358e:	4629      	mov	r1, r5
}
 8003590:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(currp, otp);
 8003594:	f7fc be94 	b.w	80002c0 <_port_switch>
 8003598:	20001218 	.word	0x20001218
 800359c:	00000000 	.word	0x00000000

080035a0 <_dbg_check_unlock>:
  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 80035a0:	4b05      	ldr	r3, [pc, #20]	; (80035b8 <_dbg_check_unlock+0x18>)
 80035a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035a4:	b922      	cbnz	r2, 80035b0 <_dbg_check_unlock+0x10>
 80035a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035a8:	2900      	cmp	r1, #0
 80035aa:	dd01      	ble.n	80035b0 <_dbg_check_unlock+0x10>
  _dbg_leave_lock();
 80035ac:	635a      	str	r2, [r3, #52]	; 0x34
}
 80035ae:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
 80035b0:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 80035b2:	4a02      	ldr	r2, [pc, #8]	; (80035bc <_dbg_check_unlock+0x1c>)
 80035b4:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 80035b6:	e7fe      	b.n	80035b6 <_dbg_check_unlock+0x16>
 80035b8:	20001218 	.word	0x20001218
 80035bc:	08007ae4 	.word	0x08007ae4

080035c0 <_dbg_check_lock>:
  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <_dbg_check_lock+0x18>)
 80035c2:	e9d3 120c 	ldrd	r1, r2, [r3, #48]	; 0x30
 80035c6:	430a      	orrs	r2, r1
 80035c8:	d102      	bne.n	80035d0 <_dbg_check_lock+0x10>
  _dbg_enter_lock();
 80035ca:	2201      	movs	r2, #1
 80035cc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80035ce:	4770      	bx	lr
 80035d0:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 80035d2:	4a02      	ldr	r2, [pc, #8]	; (80035dc <_dbg_check_lock+0x1c>)
 80035d4:	62da      	str	r2, [r3, #44]	; 0x2c
  while (true) {
 80035d6:	e7fe      	b.n	80035d6 <_dbg_check_lock+0x16>
 80035d8:	20001218 	.word	0x20001218
 80035dc:	08007aec 	.word	0x08007aec

080035e0 <i2c_lld_master_transmit_timeout.constprop.0>:
 *                      timeout the driver must be stopped and restarted
 *                      because the bus is in an uncertain state</b>.
 *
 * @notapi
 */
msg_t i2c_lld_master_transmit_timeout(I2CDriver *i2cp, i2caddr_t addr,
 80035e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  /* Resetting error flags for this transfer.*/
  i2cp->errors = I2C_NO_ERROR;

  /* Initializes driver fields, LSB = 0 -> transmit.*/
  i2cp->addr = (addr << 1);
 80035e4:	0049      	lsls	r1, r1, #1
  i2cp->errors = I2C_NO_ERROR;
 80035e6:	2500      	movs	r5, #0
  i2cp->addr = (addr << 1);
 80035e8:	8401      	strh	r1, [r0, #32]
  i2cp->errors = I2C_NO_ERROR;
 80035ea:	6085      	str	r5, [r0, #8]
  I2C_TypeDef *dp = i2cp->i2c;
 80035ec:	6b44      	ldr	r4, [r0, #52]	; 0x34
msg_t i2c_lld_master_transmit_timeout(I2CDriver *i2cp, i2caddr_t addr,
 80035ee:	4680      	mov	r8, r0
 80035f0:	4616      	mov	r6, r2
 80035f2:	461f      	mov	r7, r3
  _dbg_check_unlock();
 80035f4:	f7ff ffd4 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80035f8:	f7ff ff92 	bl	8003520 <_stats_stop_measure_crit_thd>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80035fc:	f385 8811 	msr	BASEPRI, r5
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
  dmaStreamSetTransactionSize(i2cp->dmatx, txbytes);

  /* RX DMA setup.*/
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 8003600:	e9d8 320b 	ldrd	r3, r2, [r8, #44]	; 0x2c
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
 8003604:	6810      	ldr	r0, [r2, #0]
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 8003606:	6819      	ldr	r1, [r3, #0]
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
 8003608:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 800360c:	6003      	str	r3, [r0, #0]
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 800360e:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
 8003612:	60c6      	str	r6, [r0, #12]
  return (systime_t)STM32_ST_TIM->CNT;
 8003614:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  dmaStreamSetTransactionSize(i2cp->dmatx, txbytes);
 8003618:	6047      	str	r7, [r0, #4]
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 800361a:	600b      	str	r3, [r1, #0]
  dmaStreamSetMemory0(i2cp->dmarx, rxbuf);
 800361c:	60cd      	str	r5, [r1, #12]
  dmaStreamSetTransactionSize(i2cp->dmarx, rxbytes);
 800361e:	604d      	str	r5, [r1, #4]
 8003620:	f8d6 9024 	ldr.w	r9, [r6, #36]	; 0x24
 8003624:	2720      	movs	r7, #32
 8003626:	e005      	b.n	8003634 <i2c_lld_master_transmit_timeout.constprop.0+0x54>
  _dbg_check_unlock();
 8003628:	f7ff ffba 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800362c:	f7ff ff78 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003630:	f385 8811 	msr	BASEPRI, r5
 8003634:	f387 8811 	msr	BASEPRI, r7
  _stats_start_measure_crit_thd();
 8003638:	f7ff ff7a 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800363c:	f7ff ffc0 	bl	80035c0 <_dbg_check_lock>
  while (true) {
    osalSysLock();

    /* If the bus is not busy then the operation can continue, note, the
       loop is exited in the locked state.*/
    if (!(dp->SR2 & I2C_SR2_BUSY) && !(dp->CR1 & I2C_CR1_STOP))
 8003640:	69a3      	ldr	r3, [r4, #24]
 8003642:	079a      	lsls	r2, r3, #30
 8003644:	d402      	bmi.n	800364c <i2c_lld_master_transmit_timeout.constprop.0+0x6c>
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	059b      	lsls	r3, r3, #22
 800364a:	d527      	bpl.n	800369c <i2c_lld_master_transmit_timeout.constprop.0+0xbc>
 800364c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 */
static inline bool chTimeIsInRangeX(systime_t time,
                                    systime_t start,
                                    systime_t end) {

  return (bool)((systime_t)((systime_t)time - (systime_t)start) <
 800364e:	eba3 0309 	sub.w	r3, r3, r9
      break;

    /* If the system time went outside the allowed window then a timeout
       condition is returned.*/
    if (!osalTimeIsInRangeX(osalOsGetSystemTimeX(), start, end)) {
 8003652:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003656:	d3e7      	bcc.n	8003628 <i2c_lld_master_transmit_timeout.constprop.0+0x48>
      dmaStreamDisable(i2cp->dmatx);
 8003658:	f8d8 0030 	ldr.w	r0, [r8, #48]	; 0x30
 800365c:	6802      	ldr	r2, [r0, #0]
 800365e:	6813      	ldr	r3, [r2, #0]
 8003660:	f023 031f 	bic.w	r3, r3, #31
 8003664:	6013      	str	r3, [r2, #0]
 8003666:	6813      	ldr	r3, [r2, #0]
 8003668:	07dc      	lsls	r4, r3, #31
 800366a:	d4fc      	bmi.n	8003666 <i2c_lld_master_transmit_timeout.constprop.0+0x86>
      dmaStreamDisable(i2cp->dmarx);
 800366c:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
      dmaStreamDisable(i2cp->dmatx);
 8003670:	7a44      	ldrb	r4, [r0, #9]
 8003672:	6840      	ldr	r0, [r0, #4]
      dmaStreamDisable(i2cp->dmarx);
 8003674:	680a      	ldr	r2, [r1, #0]
      dmaStreamDisable(i2cp->dmatx);
 8003676:	233d      	movs	r3, #61	; 0x3d
 8003678:	40a3      	lsls	r3, r4
 800367a:	6003      	str	r3, [r0, #0]
      dmaStreamDisable(i2cp->dmarx);
 800367c:	6813      	ldr	r3, [r2, #0]
 800367e:	f023 031f 	bic.w	r3, r3, #31
 8003682:	6013      	str	r3, [r2, #0]
 8003684:	6813      	ldr	r3, [r2, #0]
 8003686:	07d8      	lsls	r0, r3, #31
 8003688:	d4fc      	bmi.n	8003684 <i2c_lld_master_transmit_timeout.constprop.0+0xa4>
 800368a:	7a48      	ldrb	r0, [r1, #9]
 800368c:	684a      	ldr	r2, [r1, #4]
 800368e:	233d      	movs	r3, #61	; 0x3d
 8003690:	4083      	lsls	r3, r0
 8003692:	6013      	str	r3, [r2, #0]
      return MSG_TIMEOUT;
 8003694:	f04f 30ff 	mov.w	r0, #4294967295
    dmaStreamDisable(i2cp->dmatx);
    dmaStreamDisable(i2cp->dmarx);
  }

  return msg;
}
 8003698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  dp->CR2 |= I2C_CR2_ITEVTEN;
 800369c:	6863      	ldr	r3, [r4, #4]
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.current;
 800369e:	491a      	ldr	r1, [pc, #104]	; (8003708 <i2c_lld_master_transmit_timeout.constprop.0+0x128>)
 80036a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036a4:	6063      	str	r3, [r4, #4]
  dp->CR1 |= I2C_CR1_START;
 80036a6:	6822      	ldr	r2, [r4, #0]
 80036a8:	6988      	ldr	r0, [r1, #24]
  *trp = tp;
 80036aa:	4643      	mov	r3, r8
 80036ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036b0:	6022      	str	r2, [r4, #0]
 80036b2:	f843 0f1c 	str.w	r0, [r3, #28]!
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80036b6:	f04f 31ff 	mov.w	r1, #4294967295
  tp->u.wttrp = trp;
 80036ba:	6243      	str	r3, [r0, #36]	; 0x24
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80036bc:	2003      	movs	r0, #3
 80036be:	f7ff fcd7 	bl	8003070 <chSchGoSleepTimeoutS>
  if (msg != MSG_OK) {
 80036c2:	2800      	cmp	r0, #0
 80036c4:	d0e8      	beq.n	8003698 <i2c_lld_master_transmit_timeout.constprop.0+0xb8>
    dmaStreamDisable(i2cp->dmatx);
 80036c6:	f8d8 4030 	ldr.w	r4, [r8, #48]	; 0x30
 80036ca:	6822      	ldr	r2, [r4, #0]
 80036cc:	6813      	ldr	r3, [r2, #0]
 80036ce:	f023 031f 	bic.w	r3, r3, #31
 80036d2:	6013      	str	r3, [r2, #0]
 80036d4:	6813      	ldr	r3, [r2, #0]
 80036d6:	07d9      	lsls	r1, r3, #31
 80036d8:	d4fc      	bmi.n	80036d4 <i2c_lld_master_transmit_timeout.constprop.0+0xf4>
    dmaStreamDisable(i2cp->dmarx);
 80036da:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
    dmaStreamDisable(i2cp->dmatx);
 80036de:	7a65      	ldrb	r5, [r4, #9]
 80036e0:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(i2cp->dmarx);
 80036e2:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(i2cp->dmatx);
 80036e4:	233d      	movs	r3, #61	; 0x3d
 80036e6:	40ab      	lsls	r3, r5
 80036e8:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(i2cp->dmarx);
 80036ea:	6813      	ldr	r3, [r2, #0]
 80036ec:	f023 031f 	bic.w	r3, r3, #31
 80036f0:	6013      	str	r3, [r2, #0]
 80036f2:	6813      	ldr	r3, [r2, #0]
 80036f4:	07db      	lsls	r3, r3, #31
 80036f6:	d4fc      	bmi.n	80036f2 <i2c_lld_master_transmit_timeout.constprop.0+0x112>
 80036f8:	7a4c      	ldrb	r4, [r1, #9]
 80036fa:	684a      	ldr	r2, [r1, #4]
 80036fc:	233d      	movs	r3, #61	; 0x3d
 80036fe:	40a3      	lsls	r3, r4
 8003700:	6013      	str	r3, [r2, #0]
}
 8003702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003706:	bf00      	nop
 8003708:	20001218 	.word	0x20001218
 800370c:	00000000 	.word	0x00000000

08003710 <chThdCreateStatic.constprop.0>:
thread_t *chThdCreateStatic(void *wsp, size_t size,
 8003710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003712:	461f      	mov	r7, r3
 8003714:	4606      	mov	r6, r0
 8003716:	460c      	mov	r4, r1
 8003718:	4615      	mov	r5, r2
 800371a:	2320      	movs	r3, #32
 800371c:	f383 8811 	msr	BASEPRI, r3
  tp = (thread_t *)((uint8_t *)wsp + size -
 8003720:	3c60      	subs	r4, #96	; 0x60
 8003722:	4434      	add	r4, r6
  _stats_start_measure_crit_thd();
 8003724:	f7ff ff04 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003728:	f7ff ff4a 	bl	80035c0 <_dbg_check_lock>
  REG_INSERT(tp);
 800372c:	4a1c      	ldr	r2, [pc, #112]	; (80037a0 <chThdCreateStatic.constprop.0+0x90>)
 800372e:	6122      	str	r2, [r4, #16]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8003730:	491c      	ldr	r1, [pc, #112]	; (80037a4 <chThdCreateStatic.constprop.0+0x94>)
  REG_INSERT(tp);
 8003732:	6953      	ldr	r3, [r2, #20]
  tp->realprio  = prio;
 8003734:	63e5      	str	r5, [r4, #60]	; 0x3c
  tp->prio      = prio;
 8003736:	60a5      	str	r5, [r4, #8]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8003738:	f844 1c04 	str.w	r1, [r4, #-4]
  tp->state     = CH_STATE_WTSTART;
 800373c:	2002      	movs	r0, #2
  tp->name      = name;
 800373e:	491a      	ldr	r1, [pc, #104]	; (80037a8 <chThdCreateStatic.constprop.0+0x98>)
  tp->wabase = (stkalign_t *)wsp;
 8003740:	61e6      	str	r6, [r4, #28]
  tp->refs      = (trefs_t)1;
 8003742:	2501      	movs	r5, #1
  tp->state     = CH_STATE_WTSTART;
 8003744:	8420      	strh	r0, [r4, #32]
  tp->refs      = (trefs_t)1;
 8003746:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
  tp->name      = name;
 800374a:	61a1      	str	r1, [r4, #24]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 800374c:	2500      	movs	r5, #0
  list_init(&tp->waiting);
 800374e:	f104 0028 	add.w	r0, r4, #40	; 0x28
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8003752:	f1a4 0624 	sub.w	r6, r4, #36	; 0x24
  tmp->best       = (rtcnt_t)-1;
 8003756:	f04f 31ff 	mov.w	r1, #4294967295
  REG_INSERT(tp);
 800375a:	6163      	str	r3, [r4, #20]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 800375c:	f844 7c24 	str.w	r7, [r4, #-36]
 8003760:	60e6      	str	r6, [r4, #12]
 8003762:	f844 5c20 	str.w	r5, [r4, #-32]
  tp->epending  = (eventmask_t)0;
 8003766:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
  REG_INSERT(tp);
 800376a:	611c      	str	r4, [r3, #16]
  queue_init(&tp->msgqueue);
 800376c:	f104 032c 	add.w	r3, r4, #44	; 0x2c
  tlp->next = (thread_t *)tlp;
 8003770:	62a0      	str	r0, [r4, #40]	; 0x28
 8003772:	64a1      	str	r1, [r4, #72]	; 0x48
  tmp->cumulative = (rttime_t)0;
 8003774:	2000      	movs	r0, #0
 8003776:	2100      	movs	r1, #0
 8003778:	e9c4 0116 	strd	r0, r1, [r4, #88]	; 0x58
  tqp->prev = (thread_t *)tqp;
 800377c:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
  chSchWakeupS(tp, MSG_OK);
 8003780:	4620      	mov	r0, r4
  tmp->last       = (rtcnt_t)0;
 8003782:	e9c4 5513 	strd	r5, r5, [r4, #76]	; 0x4c
  tmp->n          = (ucnt_t)0;
 8003786:	6565      	str	r5, [r4, #84]	; 0x54
  REG_INSERT(tp);
 8003788:	6154      	str	r4, [r2, #20]
  chSchWakeupS(tp, MSG_OK);
 800378a:	f7ff fbe9 	bl	8002f60 <chSchWakeupS.constprop.0>
  _dbg_check_unlock();
 800378e:	f7ff ff07 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003792:	f7ff fec5 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003796:	f385 8811 	msr	BASEPRI, r5
}
 800379a:	4620      	mov	r0, r4
 800379c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800379e:	bf00      	nop
 80037a0:	20001218 	.word	0x20001218
 80037a4:	080002d1 	.word	0x080002d1
 80037a8:	08007af4 	.word	0x08007af4
 80037ac:	00000000 	.word	0x00000000

080037b0 <cmd_dimmer>:
static void cmd_dimmer(BaseSequentialStream *chp, int argc, char *argv[]) {
 80037b0:	b570      	push	{r4, r5, r6, lr}
  chThdCreateStatic(waEncoder, sizeof(waEncoder), NORMALPRIO + 2, thEncoder, NULL);
 80037b2:	4b1a      	ldr	r3, [pc, #104]	; (800381c <cmd_dimmer+0x6c>)
static void cmd_dimmer(BaseSequentialStream *chp, int argc, char *argv[]) {
 80037b4:	460c      	mov	r4, r1
 80037b6:	4606      	mov	r6, r0
  chThdCreateStatic(waEncoder, sizeof(waEncoder), NORMALPRIO + 2, thEncoder, NULL);
 80037b8:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80037bc:	4818      	ldr	r0, [pc, #96]	; (8003820 <cmd_dimmer+0x70>)
static void cmd_dimmer(BaseSequentialStream *chp, int argc, char *argv[]) {
 80037be:	4615      	mov	r5, r2
  chThdCreateStatic(waEncoder, sizeof(waEncoder), NORMALPRIO + 2, thEncoder, NULL);
 80037c0:	2282      	movs	r2, #130	; 0x82
 80037c2:	f7ff ffa5 	bl	8003710 <chThdCreateStatic.constprop.0>
  thdimmer = chThdCreateStatic(wadimmer, sizeof(wadimmer), NORMALPRIO + 1, dimmer, NULL);
 80037c6:	4b17      	ldr	r3, [pc, #92]	; (8003824 <cmd_dimmer+0x74>)
 80037c8:	4817      	ldr	r0, [pc, #92]	; (8003828 <cmd_dimmer+0x78>)
 80037ca:	2281      	movs	r2, #129	; 0x81
 80037cc:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80037d0:	f7ff ff9e 	bl	8003710 <chThdCreateStatic.constprop.0>
  if (argc == 2) {
 80037d4:	2c02      	cmp	r4, #2
 80037d6:	d108      	bne.n	80037ea <cmd_dimmer+0x3a>
    if (strcmp(argv[1], "RED") == 0)
 80037d8:	686d      	ldr	r5, [r5, #4]
 80037da:	4914      	ldr	r1, [pc, #80]	; (800382c <cmd_dimmer+0x7c>)
 80037dc:	4628      	mov	r0, r5
 80037de:	f7fd fe13 	bl	8001408 <strcmp>
 80037e2:	b940      	cbnz	r0, 80037f6 <cmd_dimmer+0x46>
      RGBCOLOR = 0;
 80037e4:	4b12      	ldr	r3, [pc, #72]	; (8003830 <cmd_dimmer+0x80>)
 80037e6:	6018      	str	r0, [r3, #0]
}
 80037e8:	bd70      	pop	{r4, r5, r6, pc}
      chprintf(chp, "Usage: DIMMER [ON|OFF] [RED|GREEN|BLUE]\r\n");
 80037ea:	4630      	mov	r0, r6
 80037ec:	4911      	ldr	r1, [pc, #68]	; (8003834 <cmd_dimmer+0x84>)
}
 80037ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      chprintf(chp, "Usage: DIMMER [ON|OFF] [RED|GREEN|BLUE]\r\n");
 80037f2:	f7ff bd05 	b.w	8003200 <chprintf>
    else if (strcmp(argv[1], "BLUE") == 0)
 80037f6:	4910      	ldr	r1, [pc, #64]	; (8003838 <cmd_dimmer+0x88>)
 80037f8:	4628      	mov	r0, r5
 80037fa:	f7fd fe05 	bl	8001408 <strcmp>
 80037fe:	b140      	cbz	r0, 8003812 <cmd_dimmer+0x62>
    else if (strcmp(argv[1], "GREEN") == 0)
 8003800:	490e      	ldr	r1, [pc, #56]	; (800383c <cmd_dimmer+0x8c>)
 8003802:	4628      	mov	r0, r5
 8003804:	f7fd fe00 	bl	8001408 <strcmp>
 8003808:	2800      	cmp	r0, #0
 800380a:	d1ee      	bne.n	80037ea <cmd_dimmer+0x3a>
      RGBCOLOR = 2;
 800380c:	4b08      	ldr	r3, [pc, #32]	; (8003830 <cmd_dimmer+0x80>)
 800380e:	601c      	str	r4, [r3, #0]
}
 8003810:	bd70      	pop	{r4, r5, r6, pc}
      RGBCOLOR = 3;
 8003812:	4b07      	ldr	r3, [pc, #28]	; (8003830 <cmd_dimmer+0x80>)
 8003814:	2203      	movs	r2, #3
 8003816:	601a      	str	r2, [r3, #0]
}
 8003818:	bd70      	pop	{r4, r5, r6, pc}
 800381a:	bf00      	nop
 800381c:	08004641 	.word	0x08004641
 8003820:	200016c0 	.word	0x200016c0
 8003824:	08005991 	.word	0x08005991
 8003828:	20001c78 	.word	0x20001c78
 800382c:	08007afc 	.word	0x08007afc
 8003830:	20000800 	.word	0x20000800
 8003834:	08007b10 	.word	0x08007b10
 8003838:	08007b00 	.word	0x08007b00
 800383c:	08007b08 	.word	0x08007b08

08003840 <shellExit.constprop.0>:
 *
 * @param[in] msg       shell exit code
 *
 * @api
 */
void shellExit(msg_t msg) {
 8003840:	b508      	push	{r3, lr}
 8003842:	2320      	movs	r3, #32
 8003844:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8003848:	f7ff fe72 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800384c:	f7ff feb8 	bl	80035c0 <_dbg_check_lock>
 *
 * @iclass
 */
static inline void chEvtBroadcastI(event_source_t *esp) {

  chEvtBroadcastFlagsI(esp, (eventflags_t)0);
 8003850:	4804      	ldr	r0, [pc, #16]	; (8003864 <shellExit.constprop.0+0x24>)
 8003852:	2100      	movs	r1, #0
 8003854:	f7fe ffdc 	bl	8002810 <chEvtBroadcastFlagsI>
  /* Atomically broadcasting the event source and terminating the thread,
     there is not a chSysUnlock() because the thread terminates upon return.*/
  chSysLock();
  chEvtBroadcastI(&shell_terminated);
  chThdExitS(msg);
}
 8003858:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  chThdExitS(msg);
 800385c:	2000      	movs	r0, #0
 800385e:	f7ff bbdf 	b.w	8003020 <chThdExitS>
 8003862:	bf00      	nop
 8003864:	2000154c 	.word	0x2000154c
	...

08003870 <shellThread>:
THD_FUNCTION(shellThread, p) {
 8003870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.current->name = name;
 8003874:	f8df 9230 	ldr.w	r9, [pc, #560]	; 8003aa8 <shellThread+0x238>
  BaseSequentialStream *chp = scfg->sc_channel;
 8003878:	6807      	ldr	r7, [r0, #0]
 800387a:	f8d9 3018 	ldr.w	r3, [r9, #24]
  const ShellCommand *scp = scfg->sc_commands;
 800387e:	6841      	ldr	r1, [r0, #4]
 8003880:	4a7b      	ldr	r2, [pc, #492]	; (8003a70 <shellThread+0x200>)
 8003882:	619a      	str	r2, [r3, #24]
THD_FUNCTION(shellThread, p) {
 8003884:	b09b      	sub	sp, #108	; 0x6c
 8003886:	9000      	str	r0, [sp, #0]
  const ShellCommand *scp = scfg->sc_commands;
 8003888:	9101      	str	r1, [sp, #4]
  chprintf(chp, SHELL_NEWLINE_STR);
 800388a:	4638      	mov	r0, r7
 800388c:	4979      	ldr	r1, [pc, #484]	; (8003a74 <shellThread+0x204>)
 800388e:	f7ff fcb7 	bl	8003200 <chprintf>
  chprintf(chp, "ChibiOS/RT Shell" SHELL_NEWLINE_STR);
 8003892:	4979      	ldr	r1, [pc, #484]	; (8003a78 <shellThread+0x208>)
 8003894:	4638      	mov	r0, r7
 8003896:	f7ff fcb3 	bl	8003200 <chprintf>
 *
 * @xclass
 */
static inline bool chThdShouldTerminateX(void) {

  return (bool)((chThdGetSelfX()->flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 800389a:	f8d9 3018 	ldr.w	r3, [r9, #24]
  while (!chThdShouldTerminateX()) {
 800389e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038a2:	075a      	lsls	r2, r3, #29
 80038a4:	d47a      	bmi.n	800399c <shellThread+0x12c>
    chprintf(chp, SHELL_PROMPT_STR);
 80038a6:	f8df a204 	ldr.w	sl, [pc, #516]	; 8003aac <shellThread+0x23c>
        p--;
      }
      continue;
    }
    if (c == '\r') {
      chprintf(chp, SHELL_NEWLINE_STR);
 80038aa:	f8df b1c8 	ldr.w	fp, [pc, #456]	; 8003a74 <shellThread+0x204>
 80038ae:	ae0a      	add	r6, sp, #40	; 0x28
    chprintf(chp, SHELL_PROMPT_STR);
 80038b0:	4651      	mov	r1, sl
 80038b2:	4638      	mov	r0, r7
 80038b4:	f7ff fca4 	bl	8003200 <chprintf>
  BaseSequentialStream *chp = scfg->sc_channel;
 80038b8:	9b00      	ldr	r3, [sp, #0]
 80038ba:	681c      	ldr	r4, [r3, #0]
  char *p = line;
 80038bc:	4635      	mov	r5, r6
    if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	2201      	movs	r2, #1
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f10d 010f 	add.w	r1, sp, #15
 80038c8:	4620      	mov	r0, r4
 80038ca:	4798      	blx	r3
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d075      	beq.n	80039bc <shellThread+0x14c>
    if (c == 4) {
 80038d0:	f89d 100f 	ldrb.w	r1, [sp, #15]
 80038d4:	2904      	cmp	r1, #4
 80038d6:	d06d      	beq.n	80039b4 <shellThread+0x144>
    if ((c == 8) || (c == 127)) {
 80038d8:	2908      	cmp	r1, #8
      continue;
    }
#endif
    if (c < 0x20)
      continue;
    if (p < line + size - 1) {
 80038da:	f10d 0367 	add.w	r3, sp, #103	; 0x67
    if ((c == 8) || (c == 127)) {
 80038de:	d010      	beq.n	8003902 <shellThread+0x92>
 80038e0:	297f      	cmp	r1, #127	; 0x7f
 80038e2:	d00e      	beq.n	8003902 <shellThread+0x92>
    if (c == '\r') {
 80038e4:	290d      	cmp	r1, #13
 80038e6:	d020      	beq.n	800392a <shellThread+0xba>
    if (c < 0x20)
 80038e8:	291f      	cmp	r1, #31
 80038ea:	d9e8      	bls.n	80038be <shellThread+0x4e>
    if (p < line + size - 1) {
 80038ec:	429d      	cmp	r5, r3
      streamPut(chp, c);
 80038ee:	4620      	mov	r0, r4
    if (p < line + size - 1) {
 80038f0:	d2e5      	bcs.n	80038be <shellThread+0x4e>
      streamPut(chp, c);
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	4798      	blx	r3
      *p++ = (char)c;
 80038f8:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80038fc:	f805 3b01 	strb.w	r3, [r5], #1
 8003900:	e7dd      	b.n	80038be <shellThread+0x4e>
      if (p != line) {
 8003902:	42b5      	cmp	r5, r6
        streamPut(chp, 0x08);
 8003904:	f04f 0108 	mov.w	r1, #8
 8003908:	4620      	mov	r0, r4
      if (p != line) {
 800390a:	d0d8      	beq.n	80038be <shellThread+0x4e>
        streamPut(chp, 0x08);
 800390c:	6823      	ldr	r3, [r4, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	4798      	blx	r3
        streamPut(chp, 0x20);
 8003912:	6823      	ldr	r3, [r4, #0]
 8003914:	2120      	movs	r1, #32
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	4620      	mov	r0, r4
 800391a:	4798      	blx	r3
        streamPut(chp, 0x08);
 800391c:	6823      	ldr	r3, [r4, #0]
 800391e:	2108      	movs	r1, #8
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	4620      	mov	r0, r4
        p--;
 8003924:	3d01      	subs	r5, #1
        streamPut(chp, 0x08);
 8003926:	4798      	blx	r3
 8003928:	e7c9      	b.n	80038be <shellThread+0x4e>
      chprintf(chp, SHELL_NEWLINE_STR);
 800392a:	4620      	mov	r0, r4
 800392c:	4659      	mov	r1, fp
      *p = 0;
 800392e:	f04f 0800 	mov.w	r8, #0
      chprintf(chp, SHELL_NEWLINE_STR);
 8003932:	f7ff fc65 	bl	8003200 <chprintf>
      *p = 0;
 8003936:	f885 8000 	strb.w	r8, [r5]
    lp = parse_arguments(line, &tokp);
 800393a:	a904      	add	r1, sp, #16
 800393c:	4630      	mov	r0, r6
 800393e:	f7ff fd7f 	bl	8003440 <parse_arguments>
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 8003942:	a904      	add	r1, sp, #16
    lp = parse_arguments(line, &tokp);
 8003944:	4604      	mov	r4, r0
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 8003946:	2000      	movs	r0, #0
 8003948:	ad05      	add	r5, sp, #20
 800394a:	f7ff fd79 	bl	8003440 <parse_arguments>
 800394e:	b160      	cbz	r0, 800396a <shellThread+0xfa>
      if (n >= SHELL_MAX_ARGUMENTS) {
 8003950:	f1b8 0f04 	cmp.w	r8, #4
 8003954:	d027      	beq.n	80039a6 <shellThread+0x136>
      args[n++] = lp;
 8003956:	f845 0b04 	str.w	r0, [r5], #4
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 800395a:	a904      	add	r1, sp, #16
 800395c:	2000      	movs	r0, #0
      args[n++] = lp;
 800395e:	f108 0801 	add.w	r8, r8, #1
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 8003962:	f7ff fd6d 	bl	8003440 <parse_arguments>
 8003966:	2800      	cmp	r0, #0
 8003968:	d1f2      	bne.n	8003950 <shellThread+0xe0>
    args[n] = NULL;
 800396a:	ab1a      	add	r3, sp, #104	; 0x68
 800396c:	eb03 0288 	add.w	r2, r3, r8, lsl #2
 8003970:	f842 0c54 	str.w	r0, [r2, #-84]
    if (cmd != NULL) {
 8003974:	b164      	cbz	r4, 8003990 <shellThread+0x120>
      if (strcmp(cmd, "help") == 0) {
 8003976:	4941      	ldr	r1, [pc, #260]	; (8003a7c <shellThread+0x20c>)
 8003978:	4620      	mov	r0, r4
 800397a:	f7fd fd45 	bl	8001408 <strcmp>
 800397e:	bb50      	cbnz	r0, 80039d6 <shellThread+0x166>
        if (n > 0) {
 8003980:	f1b8 0f00 	cmp.w	r8, #0
 8003984:	d038      	beq.n	80039f8 <shellThread+0x188>
          shellUsage(chp, "help");
 8003986:	4a3d      	ldr	r2, [pc, #244]	; (8003a7c <shellThread+0x20c>)
 8003988:	493d      	ldr	r1, [pc, #244]	; (8003a80 <shellThread+0x210>)
 800398a:	4638      	mov	r0, r7
 800398c:	f7ff fc38 	bl	8003200 <chprintf>
 8003990:	f8d9 3018 	ldr.w	r3, [r9, #24]
  while (!chThdShouldTerminateX()) {
 8003994:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003998:	075b      	lsls	r3, r3, #29
 800399a:	d589      	bpl.n	80038b0 <shellThread+0x40>
  shellExit(MSG_OK);
 800399c:	f7ff ff50 	bl	8003840 <shellExit.constprop.0>
}
 80039a0:	b01b      	add	sp, #108	; 0x6c
 80039a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chprintf(chp, "too many arguments" SHELL_NEWLINE_STR);
 80039a6:	4937      	ldr	r1, [pc, #220]	; (8003a84 <shellThread+0x214>)
 80039a8:	4638      	mov	r0, r7
 80039aa:	f7ff fc29 	bl	8003200 <chprintf>
    args[n] = NULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	9309      	str	r3, [sp, #36]	; 0x24
    if (cmd != NULL) {
 80039b2:	e7ed      	b.n	8003990 <shellThread+0x120>
      chprintf(chp, "^D");
 80039b4:	4934      	ldr	r1, [pc, #208]	; (8003a88 <shellThread+0x218>)
 80039b6:	4620      	mov	r0, r4
 80039b8:	f7ff fc22 	bl	8003200 <chprintf>
      chprintf(chp, SHELL_NEWLINE_STR);
 80039bc:	492d      	ldr	r1, [pc, #180]	; (8003a74 <shellThread+0x204>)
 80039be:	4638      	mov	r0, r7
 80039c0:	f7ff fc1e 	bl	8003200 <chprintf>
      chprintf(chp, "logout");
 80039c4:	4931      	ldr	r1, [pc, #196]	; (8003a8c <shellThread+0x21c>)
 80039c6:	4638      	mov	r0, r7
 80039c8:	f7ff fc1a 	bl	8003200 <chprintf>
  shellExit(MSG_OK);
 80039cc:	f7ff ff38 	bl	8003840 <shellExit.constprop.0>
}
 80039d0:	b01b      	add	sp, #108	; 0x6c
 80039d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039d6:	4d2e      	ldr	r5, [pc, #184]	; (8003a90 <shellThread+0x220>)
  while (scp->sc_name != NULL) {
 80039d8:	482e      	ldr	r0, [pc, #184]	; (8003a94 <shellThread+0x224>)
 80039da:	e002      	b.n	80039e2 <shellThread+0x172>
 80039dc:	f855 0f08 	ldr.w	r0, [r5, #8]!
 80039e0:	b300      	cbz	r0, 8003a24 <shellThread+0x1b4>
    if (strcmp(scp->sc_name, name) == 0) {
 80039e2:	4621      	mov	r1, r4
 80039e4:	f7fd fd10 	bl	8001408 <strcmp>
 80039e8:	2800      	cmp	r0, #0
 80039ea:	d1f7      	bne.n	80039dc <shellThread+0x16c>
      scp->sc_function(chp, argc, argv);
 80039ec:	686c      	ldr	r4, [r5, #4]
 80039ee:	aa05      	add	r2, sp, #20
 80039f0:	4641      	mov	r1, r8
 80039f2:	4638      	mov	r0, r7
 80039f4:	47a0      	blx	r4
      return false;
 80039f6:	e7cb      	b.n	8003990 <shellThread+0x120>
        chprintf(chp, "Commands: help ");
 80039f8:	4927      	ldr	r1, [pc, #156]	; (8003a98 <shellThread+0x228>)
 80039fa:	4c25      	ldr	r4, [pc, #148]	; (8003a90 <shellThread+0x220>)
    chprintf(chp, "%s ", scp->sc_name);
 80039fc:	4d27      	ldr	r5, [pc, #156]	; (8003a9c <shellThread+0x22c>)
        chprintf(chp, "Commands: help ");
 80039fe:	4638      	mov	r0, r7
 8003a00:	f7ff fbfe 	bl	8003200 <chprintf>
  while (scp->sc_name != NULL) {
 8003a04:	4a23      	ldr	r2, [pc, #140]	; (8003a94 <shellThread+0x224>)
    chprintf(chp, "%s ", scp->sc_name);
 8003a06:	4629      	mov	r1, r5
 8003a08:	4638      	mov	r0, r7
 8003a0a:	f7ff fbf9 	bl	8003200 <chprintf>
  while (scp->sc_name != NULL) {
 8003a0e:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8003a12:	2a00      	cmp	r2, #0
 8003a14:	d1f7      	bne.n	8003a06 <shellThread+0x196>
        if (scp != NULL)
 8003a16:	9c01      	ldr	r4, [sp, #4]
 8003a18:	b9e4      	cbnz	r4, 8003a54 <shellThread+0x1e4>
        chprintf(chp, SHELL_NEWLINE_STR);
 8003a1a:	4659      	mov	r1, fp
 8003a1c:	4638      	mov	r0, r7
 8003a1e:	f7ff fbef 	bl	8003200 <chprintf>
 8003a22:	e7b5      	b.n	8003990 <shellThread+0x120>
      else if (cmdexec(shell_local_commands, chp, cmd, n, args) &&
 8003a24:	9d01      	ldr	r5, [sp, #4]
 8003a26:	b15d      	cbz	r5, 8003a40 <shellThread+0x1d0>
  while (scp->sc_name != NULL) {
 8003a28:	6828      	ldr	r0, [r5, #0]
 8003a2a:	b918      	cbnz	r0, 8003a34 <shellThread+0x1c4>
 8003a2c:	e008      	b.n	8003a40 <shellThread+0x1d0>
 8003a2e:	f855 0f08 	ldr.w	r0, [r5, #8]!
 8003a32:	b128      	cbz	r0, 8003a40 <shellThread+0x1d0>
    if (strcmp(scp->sc_name, name) == 0) {
 8003a34:	4621      	mov	r1, r4
 8003a36:	f7fd fce7 	bl	8001408 <strcmp>
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	d1f7      	bne.n	8003a2e <shellThread+0x1be>
 8003a3e:	e7d5      	b.n	80039ec <shellThread+0x17c>
        chprintf(chp, "%s", cmd);
 8003a40:	4917      	ldr	r1, [pc, #92]	; (8003aa0 <shellThread+0x230>)
 8003a42:	4622      	mov	r2, r4
 8003a44:	4638      	mov	r0, r7
 8003a46:	f7ff fbdb 	bl	8003200 <chprintf>
        chprintf(chp, " ?" SHELL_NEWLINE_STR);
 8003a4a:	4916      	ldr	r1, [pc, #88]	; (8003aa4 <shellThread+0x234>)
 8003a4c:	4638      	mov	r0, r7
 8003a4e:	f7ff fbd7 	bl	8003200 <chprintf>
 8003a52:	e79d      	b.n	8003990 <shellThread+0x120>
  while (scp->sc_name != NULL) {
 8003a54:	6822      	ldr	r2, [r4, #0]
 8003a56:	2a00      	cmp	r2, #0
 8003a58:	d0df      	beq.n	8003a1a <shellThread+0x1aa>
    chprintf(chp, "%s ", scp->sc_name);
 8003a5a:	4d10      	ldr	r5, [pc, #64]	; (8003a9c <shellThread+0x22c>)
 8003a5c:	4629      	mov	r1, r5
 8003a5e:	4638      	mov	r0, r7
 8003a60:	f7ff fbce 	bl	8003200 <chprintf>
  while (scp->sc_name != NULL) {
 8003a64:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8003a68:	2a00      	cmp	r2, #0
 8003a6a:	d1f7      	bne.n	8003a5c <shellThread+0x1ec>
 8003a6c:	e7d5      	b.n	8003a1a <shellThread+0x1aa>
 8003a6e:	bf00      	nop
 8003a70:	08007b44 	.word	0x08007b44
 8003a74:	08007cb0 	.word	0x08007cb0
 8003a78:	08007b4c 	.word	0x08007b4c
 8003a7c:	08007b8c 	.word	0x08007b8c
 8003a80:	080078f0 	.word	0x080078f0
 8003a84:	08007b74 	.word	0x08007b74
 8003a88:	08007b68 	.word	0x08007b68
 8003a8c:	08007b6c 	.word	0x08007b6c
 8003a90:	08009738 	.word	0x08009738
 8003a94:	08007b3c 	.word	0x08007b3c
 8003a98:	08007b94 	.word	0x08007b94
 8003a9c:	08007ba4 	.word	0x08007ba4
 8003aa0:	08007ba8 	.word	0x08007ba8
 8003aa4:	08007bac 	.word	0x08007bac
 8003aa8:	20001218 	.word	0x20001218
 8003aac:	08007b60 	.word	0x08007b60

08003ab0 <cmd_exit>:
  if (argc > 0) {
 8003ab0:	2900      	cmp	r1, #0
 8003ab2:	dc01      	bgt.n	8003ab8 <cmd_exit+0x8>
  shellExit(MSG_OK);
 8003ab4:	f7ff bec4 	b.w	8003840 <shellExit.constprop.0>
    shellUsage(chp, "exit");
 8003ab8:	4a01      	ldr	r2, [pc, #4]	; (8003ac0 <cmd_exit+0x10>)
 8003aba:	4902      	ldr	r1, [pc, #8]	; (8003ac4 <cmd_exit+0x14>)
 8003abc:	f7ff bba0 	b.w	8003200 <chprintf>
 8003ac0:	08007b3c 	.word	0x08007b3c
 8003ac4:	080078f0 	.word	0x080078f0
	...

08003ad0 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8003ad0:	b570      	push	{r4, r5, r6, lr}
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	4605      	mov	r5, r0
 8003ad6:	460c      	mov	r4, r1
 8003ad8:	4616      	mov	r6, r2
 8003ada:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8003ade:	f7ff fd27 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003ae2:	f7ff fd6d 	bl	80035c0 <_dbg_check_lock>
  chDbgCheckClassI();
 8003ae6:	f7fe fe0b 	bl	8002700 <chDbgCheckClassI>
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8003aea:	490b      	ldr	r1, [pc, #44]	; (8003b18 <chCoreAllocFromTop+0x48>)
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8003aec:	e9d1 3000 	ldrd	r3, r0, [r1]
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8003af0:	4264      	negs	r4, r4
 8003af2:	1b45      	subs	r5, r0, r5
 8003af4:	402c      	ands	r4, r5
  prev = p - offset;
 8003af6:	1ba6      	subs	r6, r4, r6
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8003af8:	429e      	cmp	r6, r3
 8003afa:	d30b      	bcc.n	8003b14 <chCoreAllocFromTop+0x44>
 8003afc:	42b0      	cmp	r0, r6
 8003afe:	d309      	bcc.n	8003b14 <chCoreAllocFromTop+0x44>
  ch_memcore.topmem = prev;
 8003b00:	604e      	str	r6, [r1, #4]
  _dbg_check_unlock();
 8003b02:	f7ff fd4d 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003b06:	f7ff fd0b 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8003b10:	4620      	mov	r0, r4
 8003b12:	bd70      	pop	{r4, r5, r6, pc}
    return NULL;
 8003b14:	2400      	movs	r4, #0
 8003b16:	e7f4      	b.n	8003b02 <chCoreAllocFromTop+0x32>
 8003b18:	20001430 	.word	0x20001430
 8003b1c:	00000000 	.word	0x00000000

08003b20 <acquire_joy>:
void acquire_joy(void) {
 8003b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b24:	2420      	movs	r4, #32
 8003b26:	f384 8811 	msr	BASEPRI, r4
  _stats_start_measure_crit_thd();
 8003b2a:	f7ff fd01 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003b2e:	f7ff fd47 	bl	80035c0 <_dbg_check_lock>
void adcStartConversionI(ADCDriver *adcp,
                         const ADCConversionGroup *grpp,
                         adcsample_t *samples,
                         size_t depth) {

  osalDbgCheckClassI();
 8003b32:	f7fe fde5 	bl	8002700 <chDbgCheckClassI>
               (depth > 0U) && ((depth == 1U) || ((depth & 1U) == 0U)));
  osalDbgAssert((adcp->state == ADC_READY) ||
                (adcp->state == ADC_ERROR),
                "not ready");

  adcp->samples  = samples;
 8003b36:	4b76      	ldr	r3, [pc, #472]	; (8003d10 <acquire_joy+0x1f0>)
  adcp->depth    = depth;
  adcp->grpp     = grpp;
 8003b38:	4876      	ldr	r0, [pc, #472]	; (8003d14 <acquire_joy+0x1f4>)
 8003b3a:	6118      	str	r0, [r3, #16]
  mode = adcp->dmamode;
 8003b3c:	e9d3 120b 	ldrd	r1, r2, [r3, #44]	; 0x2c
  adcp->state    = ADC_ACTIVE;
 8003b40:	2003      	movs	r0, #3
 8003b42:	7018      	strb	r0, [r3, #0]
  dmaStreamSetMemory0(adcp->dmastp, adcp->samples);
 8003b44:	6809      	ldr	r1, [r1, #0]
  adcp->samples  = samples;
 8003b46:	4f74      	ldr	r7, [pc, #464]	; (8003d18 <acquire_joy+0x1f8>)
 8003b48:	609f      	str	r7, [r3, #8]
  adcp->depth    = depth;
 8003b4a:	2510      	movs	r5, #16
 8003b4c:	60dd      	str	r5, [r3, #12]
 8003b4e:	60cf      	str	r7, [r1, #12]
  dmaStreamSetTransactionSize(adcp->dmastp, (uint32_t)grpp->num_channels *
 8003b50:	604c      	str	r4, [r1, #4]
  dmaStreamSetMode(adcp->dmastp, mode);
 8003b52:	600a      	str	r2, [r1, #0]
  dmaStreamEnable(adcp->dmastp);
 8003b54:	680c      	ldr	r4, [r1, #0]
  return ch.rlist.current;
 8003b56:	4d71      	ldr	r5, [pc, #452]	; (8003d1c <acquire_joy+0x1fc>)
  adcp->adc->SR    = 0;
 8003b58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b5a:	69ad      	ldr	r5, [r5, #24]
  dmaStreamEnable(adcp->dmastp);
 8003b5c:	f044 0401 	orr.w	r4, r4, #1
 8003b60:	600c      	str	r4, [r1, #0]
  adcp->adc->SR    = 0;
 8003b62:	2400      	movs	r4, #0
  adcp->adc->SQR1  = grpp->sqr1 | ADC_SQR1_NUM_CH(grpp->num_channels);
 8003b64:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  adcp->adc->SR    = 0;
 8003b68:	6014      	str	r4, [r2, #0]
  adcp->adc->SMPR1 = grpp->smpr1;
 8003b6a:	60d4      	str	r4, [r2, #12]
  adcp->adc->SMPR2 = grpp->smpr2;
 8003b6c:	6114      	str	r4, [r2, #16]
  adcp->adc->HTR   = grpp->htr;
 8003b6e:	6254      	str	r4, [r2, #36]	; 0x24
  adcp->adc->LTR   = grpp->ltr;
 8003b70:	6294      	str	r4, [r2, #40]	; 0x28
  adcp->adc->SQR1  = grpp->sqr1 | ADC_SQR1_NUM_CH(grpp->num_channels);
 8003b72:	62d1      	str	r1, [r2, #44]	; 0x2c
  adcp->adc->SQR3  = grpp->sqr3;
 8003b74:	2181      	movs	r1, #129	; 0x81
  adcp->adc->SQR2  = grpp->sqr2;
 8003b76:	6314      	str	r4, [r2, #48]	; 0x30
  adcp->adc->SQR3  = grpp->sqr3;
 8003b78:	6351      	str	r1, [r2, #52]	; 0x34
  adcp->adc->CR1   = grpp->cr1 | ADC_CR1_OVRIE | ADC_CR1_SCAN;
 8003b7a:	4969      	ldr	r1, [pc, #420]	; (8003d20 <acquire_joy+0x200>)
 8003b7c:	6051      	str	r1, [r2, #4]
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT) & ~ADC_CR2_SWSTART;
 8003b7e:	f240 3103 	movw	r1, #771	; 0x303
 8003b82:	6091      	str	r1, [r2, #8]
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT);
 8003b84:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003b88:	6091      	str	r1, [r2, #8]
  *trp = tp;
 8003b8a:	f843 5f14 	str.w	r5, [r3, #20]!
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8003b8e:	f04f 31ff 	mov.w	r1, #4294967295
  tp->u.wttrp = trp;
 8003b92:	626b      	str	r3, [r5, #36]	; 0x24
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8003b94:	f7ff fa6c 	bl	8003070 <chSchGoSleepTimeoutS>
  _dbg_check_unlock();
 8003b98:	f7ff fd02 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003b9c:	f7ff fcc0 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003ba0:	f384 8811 	msr	BASEPRI, r4
  float avg_sample_x = 0, avg_sample_y = 0;
 8003ba4:	2500      	movs	r5, #0
 8003ba6:	462e      	mov	r6, r5
 8003ba8:	e009      	b.n	8003bbe <acquire_joy+0x9e>
      avg_sample_x += samples[i];
 8003baa:	f7fd f949 	bl	8000e40 <__aeabi_i2f>
 8003bae:	4601      	mov	r1, r0
 8003bb0:	4630      	mov	r0, r6
 8003bb2:	f7fd f891 	bl	8000cd8 <__addsf3>
  for (int i = 0; i < ADC_GRP_BUF_DEPTH; i++)
 8003bb6:	3401      	adds	r4, #1
 8003bb8:	2c10      	cmp	r4, #16
      avg_sample_x += samples[i];
 8003bba:	4606      	mov	r6, r0
  for (int i = 0; i < ADC_GRP_BUF_DEPTH; i++)
 8003bbc:	d00d      	beq.n	8003bda <acquire_joy+0xba>
    if (i % 2 == 0)
 8003bbe:	07e3      	lsls	r3, r4, #31
      avg_sample_x += samples[i];
 8003bc0:	f837 0014 	ldrh.w	r0, [r7, r4, lsl #1]
    if (i % 2 == 0)
 8003bc4:	d5f1      	bpl.n	8003baa <acquire_joy+0x8a>
      avg_sample_y += samples[i];
 8003bc6:	f7fd f93b 	bl	8000e40 <__aeabi_i2f>
 8003bca:	4601      	mov	r1, r0
 8003bcc:	4628      	mov	r0, r5
 8003bce:	f7fd f883 	bl	8000cd8 <__addsf3>
  for (int i = 0; i < ADC_GRP_BUF_DEPTH; i++)
 8003bd2:	3401      	adds	r4, #1
 8003bd4:	2c10      	cmp	r4, #16
      avg_sample_y += samples[i];
 8003bd6:	4605      	mov	r5, r0
  for (int i = 0; i < ADC_GRP_BUF_DEPTH; i++)
 8003bd8:	d1f1      	bne.n	8003bbe <acquire_joy+0x9e>
  avg_sample_x /= (ADC_GRP_BUF_DEPTH / 2);
 8003bda:	4630      	mov	r0, r6
 8003bdc:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8003be0:	f7fd f982 	bl	8000ee8 <__aeabi_fmul>
  cartesian_x = 2 * (avg_sample_x / 4095) - 1;
 8003be4:	494f      	ldr	r1, [pc, #316]	; (8003d24 <acquire_joy+0x204>)
 8003be6:	f7fd fa33 	bl	8001050 <__aeabi_fdiv>
 8003bea:	4601      	mov	r1, r0
 8003bec:	f7fd f874 	bl	8000cd8 <__addsf3>
 8003bf0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003bf4:	f7fd f86e 	bl	8000cd4 <__aeabi_fsub>
 8003bf8:	4b4b      	ldr	r3, [pc, #300]	; (8003d28 <acquire_joy+0x208>)
 8003bfa:	4604      	mov	r4, r0
 8003bfc:	601c      	str	r4, [r3, #0]
  avg_sample_y /= (ADC_GRP_BUF_DEPTH / 2);
 8003bfe:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8003c02:	4628      	mov	r0, r5
 8003c04:	f7fd f970 	bl	8000ee8 <__aeabi_fmul>
 8003c08:	4601      	mov	r1, r0
  cartesian_y = 2 * ((-avg_sample_y + 4095) / 4095) - 1;
 8003c0a:	4846      	ldr	r0, [pc, #280]	; (8003d24 <acquire_joy+0x204>)
 8003c0c:	f7fd f862 	bl	8000cd4 <__aeabi_fsub>
 8003c10:	4944      	ldr	r1, [pc, #272]	; (8003d24 <acquire_joy+0x204>)
 8003c12:	f7fd fa1d 	bl	8001050 <__aeabi_fdiv>
 8003c16:	4601      	mov	r1, r0
 8003c18:	f7fd f85e 	bl	8000cd8 <__addsf3>
 8003c1c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003c20:	f7fd f858 	bl	8000cd4 <__aeabi_fsub>
 8003c24:	4b41      	ldr	r3, [pc, #260]	; (8003d2c <acquire_joy+0x20c>)
 8003c26:	4605      	mov	r5, r0
 8003c28:	6018      	str	r0, [r3, #0]
  polar_rho = sqrt(pow(cartesian_x, 2) + pow(cartesian_y, 2));
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	f7fc fcce 	bl	80005cc <__aeabi_f2d>
 8003c30:	4606      	mov	r6, r0
 8003c32:	4628      	mov	r0, r5
 8003c34:	460f      	mov	r7, r1
 8003c36:	f7fc fcc9 	bl	80005cc <__aeabi_f2d>
 8003c3a:	4632      	mov	r2, r6
 8003c3c:	4680      	mov	r8, r0
 8003c3e:	4689      	mov	r9, r1
 8003c40:	463b      	mov	r3, r7
 8003c42:	4630      	mov	r0, r6
 8003c44:	4639      	mov	r1, r7
 8003c46:	f7fc fd19 	bl	800067c <__aeabi_dmul>
 8003c4a:	4642      	mov	r2, r8
 8003c4c:	4606      	mov	r6, r0
 8003c4e:	460f      	mov	r7, r1
 8003c50:	464b      	mov	r3, r9
 8003c52:	4640      	mov	r0, r8
 8003c54:	4649      	mov	r1, r9
 8003c56:	f7fc fd11 	bl	800067c <__aeabi_dmul>
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4639      	mov	r1, r7
 8003c60:	4630      	mov	r0, r6
 8003c62:	f7fc fb55 	bl	8000310 <__adddf3>
 8003c66:	f003 fb55 	bl	8007314 <sqrt>
 8003c6a:	f7fc ffdf 	bl	8000c2c <__aeabi_d2f>
 8003c6e:	4b30      	ldr	r3, [pc, #192]	; (8003d30 <acquire_joy+0x210>)
  if (cartesian_x != 0 && cartesian_y != 0) {
 8003c70:	f04f 0a00 	mov.w	sl, #0
  polar_rho = sqrt(pow(cartesian_x, 2) + pow(cartesian_y, 2));
 8003c74:	4606      	mov	r6, r0
 8003c76:	6018      	str	r0, [r3, #0]
  if (cartesian_x != 0 && cartesian_y != 0) {
 8003c78:	4651      	mov	r1, sl
 8003c7a:	4620      	mov	r0, r4
 8003c7c:	f7fd fac8 	bl	8001210 <__aeabi_fcmpeq>
 8003c80:	b920      	cbnz	r0, 8003c8c <acquire_joy+0x16c>
 8003c82:	4651      	mov	r1, sl
 8003c84:	4628      	mov	r0, r5
 8003c86:	f7fd fac3 	bl	8001210 <__aeabi_fcmpeq>
 8003c8a:	b130      	cbz	r0, 8003c9a <acquire_joy+0x17a>
    polar_theta = 0;
 8003c8c:	4929      	ldr	r1, [pc, #164]	; (8003d34 <acquire_joy+0x214>)
    degrees=0;
 8003c8e:	4a2a      	ldr	r2, [pc, #168]	; (8003d38 <acquire_joy+0x218>)
    polar_theta = 0;
 8003c90:	2300      	movs	r3, #0
 8003c92:	600b      	str	r3, [r1, #0]
    degrees=0;
 8003c94:	6013      	str	r3, [r2, #0]
}
 8003c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    polar_theta = 2 * atan(cartesian_y / (polar_rho + cartesian_x));
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	4631      	mov	r1, r6
 8003c9e:	f7fd f81b 	bl	8000cd8 <__addsf3>
 8003ca2:	4601      	mov	r1, r0
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	f7fd f9d3 	bl	8001050 <__aeabi_fdiv>
 8003caa:	f7fc fc8f 	bl	80005cc <__aeabi_f2d>
 8003cae:	f003 f983 	bl	8006fb8 <atan>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	f7fc fb2b 	bl	8000310 <__adddf3>
 8003cba:	f7fc ffb7 	bl	8000c2c <__aeabi_d2f>
 8003cbe:	4b1d      	ldr	r3, [pc, #116]	; (8003d34 <acquire_joy+0x214>)
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	601c      	str	r4, [r3, #0]
    if (polar_rho < 0.1)
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	f7fc fc81 	bl	80005cc <__aeabi_f2d>
 8003cca:	a30d      	add	r3, pc, #52	; (adr r3, 8003d00 <acquire_joy+0x1e0>)
 8003ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd0:	f7fc ff46 	bl	8000b60 <__aeabi_dcmplt>
 8003cd4:	b120      	cbz	r0, 8003ce0 <acquire_joy+0x1c0>
        degrees= 0;
 8003cd6:	4b18      	ldr	r3, [pc, #96]	; (8003d38 <acquire_joy+0x218>)
 8003cd8:	f8c3 a000 	str.w	sl, [r3]
}
 8003cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        degrees = polar_theta * 57.295779513082320876798154814105;
 8003ce0:	4620      	mov	r0, r4
 8003ce2:	f7fc fc73 	bl	80005cc <__aeabi_f2d>
 8003ce6:	a308      	add	r3, pc, #32	; (adr r3, 8003d08 <acquire_joy+0x1e8>)
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	f7fc fcc6 	bl	800067c <__aeabi_dmul>
 8003cf0:	f7fc ff9c 	bl	8000c2c <__aeabi_d2f>
 8003cf4:	4c10      	ldr	r4, [pc, #64]	; (8003d38 <acquire_joy+0x218>)
 8003cf6:	6020      	str	r0, [r4, #0]
}
 8003cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cfc:	f3af 8000 	nop.w
 8003d00:	9999999a 	.word	0x9999999a
 8003d04:	3fb99999 	.word	0x3fb99999
 8003d08:	1a63c1f8 	.word	0x1a63c1f8
 8003d0c:	404ca5dc 	.word	0x404ca5dc
 8003d10:	20000ca0 	.word	0x20000ca0
 8003d14:	080095ec 	.word	0x080095ec
 8003d18:	2000150c 	.word	0x2000150c
 8003d1c:	20001218 	.word	0x20001218
 8003d20:	04000100 	.word	0x04000100
 8003d24:	457ff000 	.word	0x457ff000
 8003d28:	20001210 	.word	0x20001210
 8003d2c:	20001214 	.word	0x20001214
 8003d30:	200014fc 	.word	0x200014fc
 8003d34:	20001500 	.word	0x20001500
 8003d38:	20001458 	.word	0x20001458
 8003d3c:	00000000 	.word	0x00000000

08003d40 <cmd_systime>:

#if (SHELL_CMD_SYSTIME_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_systime(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc > 0) {
 8003d40:	2900      	cmp	r1, #0
 8003d42:	dc19      	bgt.n	8003d78 <cmd_systime+0x38>
static void cmd_systime(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003d44:	b538      	push	{r3, r4, r5, lr}
 8003d46:	4604      	mov	r4, r0
 8003d48:	2320      	movs	r3, #32
 8003d4a:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8003d4e:	f7ff fbef 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003d52:	f7ff fc35 	bl	80035c0 <_dbg_check_lock>
 8003d56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d5a:	6a5d      	ldr	r5, [r3, #36]	; 0x24
  _dbg_check_unlock();
 8003d5c:	f7ff fc20 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003d60:	f7ff fbde 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003d64:	2300      	movs	r3, #0
 8003d66:	f383 8811 	msr	BASEPRI, r3
    shellUsage(chp, "systime");
    return;
  }
  chprintf(chp, "%lu" SHELL_NEWLINE_STR, (unsigned long)chVTGetSystemTime());
 8003d6a:	4905      	ldr	r1, [pc, #20]	; (8003d80 <cmd_systime+0x40>)
 8003d6c:	462a      	mov	r2, r5
 8003d6e:	4620      	mov	r0, r4
}
 8003d70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chprintf(chp, "%lu" SHELL_NEWLINE_STR, (unsigned long)chVTGetSystemTime());
 8003d74:	f7ff ba44 	b.w	8003200 <chprintf>
    shellUsage(chp, "systime");
 8003d78:	4a02      	ldr	r2, [pc, #8]	; (8003d84 <cmd_systime+0x44>)
 8003d7a:	4903      	ldr	r1, [pc, #12]	; (8003d88 <cmd_systime+0x48>)
 8003d7c:	f7ff ba40 	b.w	8003200 <chprintf>
 8003d80:	08007bbc 	.word	0x08007bbc
 8003d84:	08007bb4 	.word	0x08007bb4
 8003d88:	080078f0 	.word	0x080078f0
 8003d8c:	00000000 	.word	0x00000000

08003d90 <chMtxUnlock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  thread_t *ctp = currp;
 8003d92:	4e20      	ldr	r6, [pc, #128]	; (8003e14 <chMtxUnlock+0x84>)
void chMtxUnlock(mutex_t *mp) {
 8003d94:	4604      	mov	r4, r0
  thread_t *ctp = currp;
 8003d96:	69b7      	ldr	r7, [r6, #24]
 8003d98:	2320      	movs	r3, #32
 8003d9a:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8003d9e:	f7ff fbc7 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003da2:	f7ff fc0d 	bl	80035c0 <_dbg_check_lock>
    chDbgAssert(ctp->mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->mtxlist = mp->next;
 8003da6:	68e1      	ldr	r1, [r4, #12]
 8003da8:	63b9      	str	r1, [r7, #56]	; 0x38
 *
 * @sclass
 */
static inline bool chMtxQueueNotEmptyS(mutex_t *mp) {

  chDbgCheckClassS();
 8003daa:	f7fe fc99 	bl	80026e0 <chDbgCheckClassS>
  return (bool)(tqp->next != (const thread_t *)tqp);
 8003dae:	6820      	ldr	r0, [r4, #0]

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8003db0:	4284      	cmp	r4, r0
 8003db2:	d02c      	beq.n	8003e0e <chMtxUnlock+0x7e>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->realprio;
 8003db4:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
      lmp = ctp->mtxlist;
      while (lmp != NULL) {
 8003db6:	b159      	cbz	r1, 8003dd0 <chMtxUnlock+0x40>
 8003db8:	f7fe fc92 	bl	80026e0 <chDbgCheckClassS>
 8003dbc:	680b      	ldr	r3, [r1, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8003dbe:	4299      	cmp	r1, r3
 8003dc0:	d003      	beq.n	8003dca <chMtxUnlock+0x3a>
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	429d      	cmp	r5, r3
 8003dc6:	bf38      	it	cc
 8003dc8:	461d      	movcc	r5, r3
            (lmp->queue.next->prio > newprio)) {
          newprio = lmp->queue.next->prio;
        }
        lmp = lmp->next;
 8003dca:	68c9      	ldr	r1, [r1, #12]
      while (lmp != NULL) {
 8003dcc:	2900      	cmp	r1, #0
 8003dce:	d1f3      	bne.n	8003db8 <chMtxUnlock+0x28>
  tqp->next             = tp->queue.next;
 8003dd0:	6803      	ldr	r3, [r0, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->queue);
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8003dd2:	6b82      	ldr	r2, [r0, #56]	; 0x38
      ctp->prio = newprio;
 8003dd4:	60bd      	str	r5, [r7, #8]
 8003dd6:	6023      	str	r3, [r4, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 8003dd8:	605c      	str	r4, [r3, #4]
      mp->next = tp->mtxlist;
 8003dda:	e9c4 0202 	strd	r0, r2, [r4, #8]
      tp->mtxlist = mp;
 8003dde:	6384      	str	r4, [r0, #56]	; 0x38

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8003de0:	f7fe fcfe 	bl	80027e0 <chSchReadyI>
  chDbgCheckClassS();
 8003de4:	f7fe fc7c 	bl	80026e0 <chDbgCheckClassS>
 *
 * @iclass
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();
 8003de8:	f7fe fc8a 	bl	8002700 <chDbgCheckClassI>

  return firstprio(&ch.rlist.queue) > currp->prio;
 8003dec:	6832      	ldr	r2, [r6, #0]
 8003dee:	69b3      	ldr	r3, [r6, #24]
  if (chSchIsRescRequiredI()) {
 8003df0:	6892      	ldr	r2, [r2, #8]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d807      	bhi.n	8003e08 <chMtxUnlock+0x78>
  _dbg_check_unlock();
 8003df8:	f7ff fbd2 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003dfc:	f7ff fb90 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003e00:	2300      	movs	r3, #0
 8003e02:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
 8003e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chSchDoRescheduleAhead();
 8003e08:	f7ff fb9a 	bl	8003540 <chSchDoReschedule>
 8003e0c:	e7f4      	b.n	8003df8 <chMtxUnlock+0x68>
      mp->owner = NULL;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60a3      	str	r3, [r4, #8]
 8003e12:	e7f1      	b.n	8003df8 <chMtxUnlock+0x68>
 8003e14:	20001218 	.word	0x20001218
	...

08003e20 <chMtxLock>:
void chMtxLock(mutex_t *mp) {
 8003e20:	b570      	push	{r4, r5, r6, lr}
 8003e22:	2320      	movs	r3, #32
 8003e24:	4605      	mov	r5, r0
 8003e26:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8003e2a:	f7ff fb81 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003e2e:	f7ff fbc7 	bl	80035c0 <_dbg_check_lock>
  thread_t *ctp = currp;
 8003e32:	4b31      	ldr	r3, [pc, #196]	; (8003ef8 <chMtxLock+0xd8>)
 8003e34:	699c      	ldr	r4, [r3, #24]
  chDbgCheckClassS();
 8003e36:	f7fe fc53 	bl	80026e0 <chDbgCheckClassS>
  if (mp->owner != NULL) {
 8003e3a:	68a8      	ldr	r0, [r5, #8]
 8003e3c:	b360      	cbz	r0, 8003e98 <chMtxLock+0x78>
      while (tp->prio < ctp->prio) {
 8003e3e:	68a2      	ldr	r2, [r4, #8]
 8003e40:	6883      	ldr	r3, [r0, #8]
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d207      	bcs.n	8003e56 <chMtxLock+0x36>
        switch (tp->state) {
 8003e46:	f890 3020 	ldrb.w	r3, [r0, #32]
        tp->prio = ctp->prio;
 8003e4a:	6082      	str	r2, [r0, #8]
        switch (tp->state) {
 8003e4c:	2b06      	cmp	r3, #6
 8003e4e:	d03b      	beq.n	8003ec8 <chMtxLock+0xa8>
 8003e50:	2b07      	cmp	r3, #7
 8003e52:	d026      	beq.n	8003ea2 <chMtxLock+0x82>
 8003e54:	b1cb      	cbz	r3, 8003e8a <chMtxLock+0x6a>
  thread_t *cp = (thread_t *)tqp;
 8003e56:	462b      	mov	r3, r5
 8003e58:	e003      	b.n	8003e62 <chMtxLock+0x42>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8003e5a:	6899      	ldr	r1, [r3, #8]
 8003e5c:	68a2      	ldr	r2, [r4, #8]
 8003e5e:	4291      	cmp	r1, r2
 8003e60:	d302      	bcc.n	8003e68 <chMtxLock+0x48>
    cp = cp->queue.next;
 8003e62:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8003e64:	429d      	cmp	r5, r3
 8003e66:	d1f8      	bne.n	8003e5a <chMtxLock+0x3a>
  tp->queue.prev             = cp->queue.prev;
 8003e68:	685a      	ldr	r2, [r3, #4]
      chSchGoSleepS(CH_STATE_WTMTX);
 8003e6a:	2006      	movs	r0, #6
 8003e6c:	e9c4 3200 	strd	r3, r2, [r4]
  tp->queue.prev->queue.next = tp;
 8003e70:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 8003e72:	605c      	str	r4, [r3, #4]
      ctp->u.wtmtxp = mp;
 8003e74:	6265      	str	r5, [r4, #36]	; 0x24
      chSchGoSleepS(CH_STATE_WTMTX);
 8003e76:	f7ff f8ab 	bl	8002fd0 <chSchGoSleepS>
  _dbg_check_unlock();
 8003e7a:	f7ff fb91 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003e7e:	f7ff fb4f 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003e82:	2300      	movs	r3, #0
 8003e84:	f383 8811 	msr	BASEPRI, r3
}
 8003e88:	bd70      	pop	{r4, r5, r6, pc}
  tp->queue.prev->queue.next = tp->queue.next;
 8003e8a:	e9d0 3200 	ldrd	r3, r2, [r0]
 8003e8e:	6013      	str	r3, [r2, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8003e90:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(queue_dequeue(tp));
 8003e92:	f7fe fca5 	bl	80027e0 <chSchReadyI>
          break;
 8003e96:	e7de      	b.n	8003e56 <chMtxLock+0x36>
    mp->next = ctp->mtxlist;
 8003e98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e9a:	e9c5 4302 	strd	r4, r3, [r5, #8]
    ctp->mtxlist = mp;
 8003e9e:	63a5      	str	r5, [r4, #56]	; 0x38
 8003ea0:	e7eb      	b.n	8003e7a <chMtxLock+0x5a>
  tp->queue.prev->queue.next = tp->queue.next;
 8003ea2:	e9d0 3100 	ldrd	r3, r1, [r0]
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 8003ea6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003ea8:	600b      	str	r3, [r1, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8003eaa:	6059      	str	r1, [r3, #4]
  thread_t *cp = (thread_t *)tqp;
 8003eac:	4633      	mov	r3, r6
 8003eae:	e002      	b.n	8003eb6 <chMtxLock+0x96>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8003eb0:	6899      	ldr	r1, [r3, #8]
 8003eb2:	4291      	cmp	r1, r2
 8003eb4:	d302      	bcc.n	8003ebc <chMtxLock+0x9c>
    cp = cp->queue.next;
 8003eb6:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8003eb8:	429e      	cmp	r6, r3
 8003eba:	d1f9      	bne.n	8003eb0 <chMtxLock+0x90>
  tp->queue.prev             = cp->queue.prev;
 8003ebc:	685a      	ldr	r2, [r3, #4]
 8003ebe:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8003ec2:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8003ec4:	6058      	str	r0, [r3, #4]
 8003ec6:	e7c6      	b.n	8003e56 <chMtxLock+0x36>
  tp->queue.prev->queue.next = tp->queue.next;
 8003ec8:	e9d0 3100 	ldrd	r3, r1, [r0]
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 8003ecc:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003ece:	600b      	str	r3, [r1, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8003ed0:	6059      	str	r1, [r3, #4]
  thread_t *cp = (thread_t *)tqp;
 8003ed2:	4633      	mov	r3, r6
 8003ed4:	e002      	b.n	8003edc <chMtxLock+0xbc>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8003ed6:	6899      	ldr	r1, [r3, #8]
 8003ed8:	4291      	cmp	r1, r2
 8003eda:	d302      	bcc.n	8003ee2 <chMtxLock+0xc2>
    cp = cp->queue.next;
 8003edc:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8003ede:	429e      	cmp	r6, r3
 8003ee0:	d1f9      	bne.n	8003ed6 <chMtxLock+0xb6>
  tp->queue.prev             = cp->queue.prev;
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8003ee8:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8003eea:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 8003eec:	68b0      	ldr	r0, [r6, #8]
      while (tp->prio < ctp->prio) {
 8003eee:	68a2      	ldr	r2, [r4, #8]
 8003ef0:	6883      	ldr	r3, [r0, #8]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d8a7      	bhi.n	8003e46 <chMtxLock+0x26>
 8003ef6:	e7ae      	b.n	8003e56 <chMtxLock+0x36>
 8003ef8:	20001218 	.word	0x20001218
 8003efc:	00000000 	.word	0x00000000

08003f00 <wrCmd>:
static msg_t wrCmd(void *ip, uint8_t cmd) {
 8003f00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f04:	b083      	sub	sp, #12
  i2cAcquireBus(drvp->config->i2cp);
 8003f06:	6883      	ldr	r3, [r0, #8]
  uint8_t txbuf[] = { 0x00, cmd };
 8003f08:	f88d 1005 	strb.w	r1, [sp, #5]
 8003f0c:	2600      	movs	r6, #0
 8003f0e:	f88d 6004 	strb.w	r6, [sp, #4]
static msg_t wrCmd(void *ip, uint8_t cmd) {
 8003f12:	4604      	mov	r4, r0
 */
void i2cAcquireBus(I2CDriver *i2cp) {

  osalDbgCheck(i2cp != NULL);

  osalMutexLock(&i2cp->mutex);
 8003f14:	6818      	ldr	r0, [r3, #0]
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8003f16:	300c      	adds	r0, #12
 8003f18:	f7ff ff82 	bl	8003e20 <chMtxLock>
  i2cStart(drvp->config->i2cp, drvp->config->i2ccfg);
 8003f1c:	68a3      	ldr	r3, [r4, #8]
 8003f1e:	f04f 0920 	mov.w	r9, #32
 8003f22:	e9d3 5700 	ldrd	r5, r7, [r3]
 8003f26:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 8003f2a:	f7ff fb01 	bl	8003530 <_stats_start_measure_crit_thd>
  i2cp->state = I2C_READY;
 8003f2e:	f04f 0802 	mov.w	r8, #2
  _dbg_check_lock();
 8003f32:	f7ff fb45 	bl	80035c0 <_dbg_check_lock>
  i2c_lld_start(i2cp);
 8003f36:	4628      	mov	r0, r5
  i2cp->config = config;
 8003f38:	606f      	str	r7, [r5, #4]
  i2c_lld_start(i2cp);
 8003f3a:	f7fe feb9 	bl	8002cb0 <i2c_lld_start>
  i2cp->state = I2C_READY;
 8003f3e:	f885 8000 	strb.w	r8, [r5]
  _dbg_check_unlock();
 8003f42:	f7ff fb2d 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003f46:	f7ff faeb 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003f4a:	f386 8811 	msr	BASEPRI, r6
  ret = i2cMasterTransmitTimeout(drvp->config->i2cp, drvp->config->sad,
 8003f4e:	68a3      	ldr	r3, [r4, #8]
 8003f50:	681f      	ldr	r7, [r3, #0]
 8003f52:	7a1d      	ldrb	r5, [r3, #8]
 8003f54:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 8003f58:	f7ff faea 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003f5c:	f7ff fb30 	bl	80035c0 <_dbg_check_lock>
  i2cp->state = I2C_ACTIVE_TX;
 8003f60:	2203      	movs	r2, #3
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 8003f62:	4629      	mov	r1, r5
 8003f64:	4643      	mov	r3, r8
  i2cp->state = I2C_ACTIVE_TX;
 8003f66:	703a      	strb	r2, [r7, #0]
  i2cp->errors = I2C_NO_ERROR;
 8003f68:	60be      	str	r6, [r7, #8]
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 8003f6a:	aa01      	add	r2, sp, #4
 8003f6c:	4638      	mov	r0, r7
 8003f6e:	f7ff fb37 	bl	80035e0 <i2c_lld_master_transmit_timeout.constprop.0>
  if (rdymsg == MSG_TIMEOUT) {
 8003f72:	1c43      	adds	r3, r0, #1
    i2cp->state = I2C_LOCKED;
 8003f74:	bf14      	ite	ne
 8003f76:	4643      	movne	r3, r8
 8003f78:	2305      	moveq	r3, #5
 8003f7a:	703b      	strb	r3, [r7, #0]
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 8003f7c:	4605      	mov	r5, r0
  _dbg_check_unlock();
 8003f7e:	f7ff fb0f 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003f82:	f7ff facd 	bl	8003520 <_stats_stop_measure_crit_thd>
 8003f86:	f386 8811 	msr	BASEPRI, r6
  i2cReleaseBus(drvp->config->i2cp);
 8003f8a:	68a3      	ldr	r3, [r4, #8]
 */
void i2cReleaseBus(I2CDriver *i2cp) {

  osalDbgCheck(i2cp != NULL);

  osalMutexUnlock(&i2cp->mutex);
 8003f8c:	6818      	ldr	r0, [r3, #0]
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8003f8e:	300c      	adds	r0, #12
 8003f90:	f7ff fefe 	bl	8003d90 <chMtxUnlock>
}
 8003f94:	4628      	mov	r0, r5
 8003f96:	b003      	add	sp, #12
 8003f98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f9c:	0000      	movs	r0, r0
	...

08003fa0 <setDisplay>:

static void setDisplay(void *ip, uint8_t on) {
 8003fa0:	b538      	push	{r3, r4, r5, lr}
 8003fa2:	460d      	mov	r5, r1
  wrCmd(ip, 0x8D);
 8003fa4:	218d      	movs	r1, #141	; 0x8d
static void setDisplay(void *ip, uint8_t on) {
 8003fa6:	4604      	mov	r4, r0
  wrCmd(ip, 0x8D);
 8003fa8:	f7ff ffaa 	bl	8003f00 <wrCmd>
  wrCmd(ip, on ? 0x14 : 0x10);
 8003fac:	2d00      	cmp	r5, #0
 8003fae:	bf14      	ite	ne
 8003fb0:	2114      	movne	r1, #20
 8003fb2:	2110      	moveq	r1, #16
 8003fb4:	4620      	mov	r0, r4
 8003fb6:	f7ff ffa3 	bl	8003f00 <wrCmd>
  wrCmd(ip, 0xAE);
 8003fba:	4620      	mov	r0, r4
 8003fbc:	21ae      	movs	r1, #174	; 0xae
}
 8003fbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  wrCmd(ip, 0xAE);
 8003fc2:	f7ff bf9d 	b.w	8003f00 <wrCmd>
 8003fc6:	bf00      	nop
	...

08003fd0 <updateScreen>:
static void updateScreen(void *ip) {
 8003fd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd4:	4604      	mov	r4, r0
  for (idx = 0; idx < 8; idx++) {
 8003fd6:	f100 070f 	add.w	r7, r0, #15
 8003fda:	f200 4a17 	addw	sl, r0, #1047	; 0x417
static void updateScreen(void *ip) {
 8003fde:	25b0      	movs	r5, #176	; 0xb0
    wrCmd(drvp, 0x00);
 8003fe0:	f04f 0800 	mov.w	r8, #0
 8003fe4:	f04f 0920 	mov.w	r9, #32
    wrCmd(drvp, 0xB0 + idx);
 8003fe8:	4629      	mov	r1, r5
 8003fea:	4620      	mov	r0, r4
 8003fec:	f7ff ff88 	bl	8003f00 <wrCmd>
    wrCmd(drvp, 0x00);
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	f7ff ff84 	bl	8003f00 <wrCmd>
    wrCmd(drvp, 0x10);
 8003ff8:	2110      	movs	r1, #16
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	f7ff ff80 	bl	8003f00 <wrCmd>
  i2cAcquireBus(drvp->config->i2cp);
 8004000:	68a3      	ldr	r3, [r4, #8]
  osalMutexLock(&i2cp->mutex);
 8004002:	6818      	ldr	r0, [r3, #0]
  chMtxLock(mp);
 8004004:	300c      	adds	r0, #12
 8004006:	f7ff ff0b 	bl	8003e20 <chMtxLock>
  i2cStart(drvp->config->i2cp, drvp->config->i2ccfg);
 800400a:	68a3      	ldr	r3, [r4, #8]
 800400c:	e9d3 6b00 	ldrd	r6, fp, [r3]
 8004010:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 8004014:	f7ff fa8c 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8004018:	f7ff fad2 	bl	80035c0 <_dbg_check_lock>
  i2c_lld_start(i2cp);
 800401c:	4630      	mov	r0, r6
  i2cp->config = config;
 800401e:	f8c6 b004 	str.w	fp, [r6, #4]
  i2c_lld_start(i2cp);
 8004022:	f7fe fe45 	bl	8002cb0 <i2c_lld_start>
  i2cp->state = I2C_READY;
 8004026:	2302      	movs	r3, #2
 8004028:	7033      	strb	r3, [r6, #0]
  _dbg_check_unlock();
 800402a:	f7ff fab9 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800402e:	f7ff fa77 	bl	8003520 <_stats_stop_measure_crit_thd>
 8004032:	f388 8811 	msr	BASEPRI, r8
  ret = i2cMasterTransmitTimeout(drvp->config->i2cp, drvp->config->sad,
 8004036:	68a3      	ldr	r3, [r4, #8]
 8004038:	681e      	ldr	r6, [r3, #0]
 800403a:	f893 b008 	ldrb.w	fp, [r3, #8]
 800403e:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 8004042:	f7ff fa75 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8004046:	f7ff fabb 	bl	80035c0 <_dbg_check_lock>
  i2cp->state = I2C_ACTIVE_TX;
 800404a:	2303      	movs	r3, #3
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 800404c:	4659      	mov	r1, fp
 800404e:	463a      	mov	r2, r7
  i2cp->state = I2C_ACTIVE_TX;
 8004050:	7033      	strb	r3, [r6, #0]
  i2cp->errors = I2C_NO_ERROR;
 8004052:	f8c6 8008 	str.w	r8, [r6, #8]
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 8004056:	2381      	movs	r3, #129	; 0x81
 8004058:	4630      	mov	r0, r6
 800405a:	f7ff fac1 	bl	80035e0 <i2c_lld_master_transmit_timeout.constprop.0>
    i2cp->state = I2C_READY;
 800405e:	3001      	adds	r0, #1
 8004060:	bf0c      	ite	eq
 8004062:	2305      	moveq	r3, #5
 8004064:	2302      	movne	r3, #2
 8004066:	7033      	strb	r3, [r6, #0]
  _dbg_check_unlock();
 8004068:	f7ff fa9a 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800406c:	f7ff fa58 	bl	8003520 <_stats_stop_measure_crit_thd>
 8004070:	f388 8811 	msr	BASEPRI, r8
  i2cReleaseBus(drvp->config->i2cp);
 8004074:	68a3      	ldr	r3, [r4, #8]
  osalMutexUnlock(&i2cp->mutex);
 8004076:	6818      	ldr	r0, [r3, #0]
 8004078:	3781      	adds	r7, #129	; 0x81
  chMtxUnlock(mp);
 800407a:	300c      	adds	r0, #12
 800407c:	f7ff fe88 	bl	8003d90 <chMtxUnlock>
  for (idx = 0; idx < 8; idx++) {
 8004080:	3501      	adds	r5, #1
 8004082:	45ba      	cmp	sl, r7
 8004084:	b2ed      	uxtb	r5, r5
 8004086:	d1af      	bne.n	8003fe8 <updateScreen+0x18>
}
 8004088:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800408c:	0000      	movs	r0, r0
	...

08004090 <cmd_mem>:
#if (SHELL_CMD_MEM_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
  size_t n, total, largest;

  (void)argv;
  if (argc > 0) {
 8004090:	2900      	cmp	r1, #0
 8004092:	dc33      	bgt.n	80040fc <cmd_mem+0x6c>
static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
 8004094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  if (heapp == NULL) {
    heapp = &default_heap;
  }

  H_LOCK(heapp);
 8004096:	4c1d      	ldr	r4, [pc, #116]	; (800410c <cmd_mem+0x7c>)
 8004098:	4605      	mov	r5, r0
 800409a:	f104 000c 	add.w	r0, r4, #12
 800409e:	f7ff febf 	bl	8003e20 <chMtxLock>
  tpages = 0U;
  lpages = 0U;
  n = 0U;
  qp = &heapp->header;
  while (H_NEXT(qp) != NULL) {
 80040a2:	6863      	ldr	r3, [r4, #4]
 80040a4:	b373      	cbz	r3, 8004104 <cmd_mem+0x74>
  lpages = 0U;
 80040a6:	2400      	movs	r4, #0
  tpages = 0U;
 80040a8:	4622      	mov	r2, r4
  n = 0U;
 80040aa:	4627      	mov	r7, r4
  while (H_NEXT(qp) != NULL) {
 80040ac:	e9d3 3100 	ldrd	r3, r1, [r3]
 80040b0:	428c      	cmp	r4, r1
    size_t pages = H_PAGES(H_NEXT(qp));

    /* Updating counters.*/
    n++;
 80040b2:	f107 0701 	add.w	r7, r7, #1
    tpages += pages;
 80040b6:	440a      	add	r2, r1
 80040b8:	bf38      	it	cc
 80040ba:	460c      	movcc	r4, r1
  while (H_NEXT(qp) != NULL) {
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d1f5      	bne.n	80040ac <cmd_mem+0x1c>
 80040c0:	00d6      	lsls	r6, r2, #3
 80040c2:	00e4      	lsls	r4, r4, #3

  /* Writing out unfragmented free memory.*/
  if (largestp != NULL) {
    *largestp = lpages * CH_HEAP_ALIGNMENT;
  }
  H_UNLOCK(heapp);
 80040c4:	4812      	ldr	r0, [pc, #72]	; (8004110 <cmd_mem+0x80>)
 80040c6:	f7ff fe63 	bl	8003d90 <chMtxUnlock>
 * @xclass
 */
size_t chCoreGetStatusX(void) {

  /*lint -save -e9033 [10.8] The cast is safe.*/
  return (size_t)(ch_memcore.topmem - ch_memcore.basemem);
 80040ca:	4b12      	ldr	r3, [pc, #72]	; (8004114 <cmd_mem+0x84>)
    shellUsage(chp, "mem");
    return;
  }
  n = chHeapStatus(NULL, &total, &largest);
  chprintf(chp, "core free memory : %u bytes" SHELL_NEWLINE_STR, chCoreGetStatusX());
 80040cc:	4912      	ldr	r1, [pc, #72]	; (8004118 <cmd_mem+0x88>)
 80040ce:	e9d3 3200 	ldrd	r3, r2, [r3]
 80040d2:	4628      	mov	r0, r5
 80040d4:	1ad2      	subs	r2, r2, r3
 80040d6:	f7ff f893 	bl	8003200 <chprintf>
  chprintf(chp, "heap fragments   : %u" SHELL_NEWLINE_STR, n);
 80040da:	463a      	mov	r2, r7
 80040dc:	490f      	ldr	r1, [pc, #60]	; (800411c <cmd_mem+0x8c>)
 80040de:	4628      	mov	r0, r5
 80040e0:	f7ff f88e 	bl	8003200 <chprintf>
  chprintf(chp, "heap free total  : %u bytes" SHELL_NEWLINE_STR, total);
 80040e4:	4632      	mov	r2, r6
 80040e6:	490e      	ldr	r1, [pc, #56]	; (8004120 <cmd_mem+0x90>)
 80040e8:	4628      	mov	r0, r5
 80040ea:	f7ff f889 	bl	8003200 <chprintf>
  chprintf(chp, "heap free largest: %u bytes" SHELL_NEWLINE_STR, largest);
 80040ee:	4622      	mov	r2, r4
 80040f0:	4628      	mov	r0, r5
 80040f2:	490c      	ldr	r1, [pc, #48]	; (8004124 <cmd_mem+0x94>)
}
 80040f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  chprintf(chp, "heap free largest: %u bytes" SHELL_NEWLINE_STR, largest);
 80040f8:	f7ff b882 	b.w	8003200 <chprintf>
    shellUsage(chp, "mem");
 80040fc:	4a0a      	ldr	r2, [pc, #40]	; (8004128 <cmd_mem+0x98>)
 80040fe:	490b      	ldr	r1, [pc, #44]	; (800412c <cmd_mem+0x9c>)
 8004100:	f7ff b87e 	b.w	8003200 <chprintf>
  while (H_NEXT(qp) != NULL) {
 8004104:	461c      	mov	r4, r3
 8004106:	461e      	mov	r6, r3
  n = 0U;
 8004108:	461f      	mov	r7, r3
 800410a:	e7db      	b.n	80040c4 <cmd_mem+0x34>
 800410c:	2000143c 	.word	0x2000143c
 8004110:	20001448 	.word	0x20001448
 8004114:	20001430 	.word	0x20001430
 8004118:	08007bc8 	.word	0x08007bc8
 800411c:	08007be8 	.word	0x08007be8
 8004120:	08007c00 	.word	0x08007c00
 8004124:	08007c20 	.word	0x08007c20
 8004128:	08007bc4 	.word	0x08007bc4
 800412c:	080078f0 	.word	0x080078f0

08004130 <chThdSleep>:
void chThdSleep(sysinterval_t time) {
 8004130:	b510      	push	{r4, lr}
 8004132:	2320      	movs	r3, #32
 8004134:	4604      	mov	r4, r0
 8004136:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 800413a:	f7ff f9f9 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800413e:	f7ff fa3f 	bl	80035c0 <_dbg_check_lock>
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004142:	4621      	mov	r1, r4
 8004144:	2008      	movs	r0, #8
 8004146:	f7fe ff93 	bl	8003070 <chSchGoSleepTimeoutS>
  _dbg_check_unlock();
 800414a:	f7ff fa29 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800414e:	f7ff f9e7 	bl	8003520 <_stats_stop_measure_crit_thd>
 8004152:	2300      	movs	r3, #0
 8004154:	f383 8811 	msr	BASEPRI, r3
}
 8004158:	bd10      	pop	{r4, pc}
 800415a:	bf00      	nop
 800415c:	0000      	movs	r0, r0
	...

08004160 <ThJoy>:
static THD_FUNCTION(ThJoy, arg) {
 8004160:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 8004164:	4b31      	ldr	r3, [pc, #196]	; (800422c <ThJoy+0xcc>)
 8004166:	4c32      	ldr	r4, [pc, #200]	; (8004230 <ThJoy+0xd0>)
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	4a32      	ldr	r2, [pc, #200]	; (8004234 <ThJoy+0xd4>)
 800416c:	619a      	str	r2, [r3, #24]
 800416e:	4e32      	ldr	r6, [pc, #200]	; (8004238 <ThJoy+0xd8>)
 8004170:	6823      	ldr	r3, [r4, #0]
 8004172:	4d32      	ldr	r5, [pc, #200]	; (800423c <ThJoy+0xdc>)
 8004174:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 8004258 <ThJoy+0xf8>
 8004178:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 800425c <ThJoy+0xfc>
          chprintf(stream, "Value Rho = %.2f\r\n", polar_rho);
 800417c:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 8004260 <ThJoy+0x100>
          chprintf(stream, "Value Theta = %.2f\r\n", degrees);
 8004180:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8004264 <ThJoy+0x104>
          chprintf(stream, "Value X = %.2f\r\n", cartesian_x);
 8004184:	4f2e      	ldr	r7, [pc, #184]	; (8004240 <ThJoy+0xe0>)
 8004186:	e00b      	b.n	80041a0 <ThJoy+0x40>
        chprintf(stream, "Cartesian coordinates:\r\n");
 8004188:	492e      	ldr	r1, [pc, #184]	; (8004244 <ThJoy+0xe4>)
 800418a:	6828      	ldr	r0, [r5, #0]
 800418c:	f7ff f838 	bl	8003200 <chprintf>
      while (joy_flag == 1) {
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d010      	beq.n	80041b8 <ThJoy+0x58>
    chThdSleepMilliseconds(1000);
 8004196:	f242 7010 	movw	r0, #10000	; 0x2710
 800419a:	f7ff ffc9 	bl	8004130 <chThdSleep>
  while (true) {
 800419e:	6823      	ldr	r3, [r4, #0]
    while (joy_flag == 1) {
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d1f8      	bne.n	8004196 <ThJoy+0x36>
      if (cartesian)
 80041a4:	6833      	ldr	r3, [r6, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1ee      	bne.n	8004188 <ThJoy+0x28>
        chprintf(stream, "Polar coordinates:\r\n");
 80041aa:	4927      	ldr	r1, [pc, #156]	; (8004248 <ThJoy+0xe8>)
 80041ac:	6828      	ldr	r0, [r5, #0]
 80041ae:	f7ff f827 	bl	8003200 <chprintf>
      while (joy_flag == 1) {
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d1ee      	bne.n	8004196 <ThJoy+0x36>
        acquire_joy();
 80041b8:	f7ff fcb2 	bl	8003b20 <acquire_joy>
        if (cartesian) {
 80041bc:	6833      	ldr	r3, [r6, #0]
 80041be:	b1fb      	cbz	r3, 8004200 <ThJoy+0xa0>
          chprintf(stream, "Value X = %.2f\r\n", cartesian_x);
 80041c0:	f8db 0000 	ldr.w	r0, [fp]
 80041c4:	f7fc fa02 	bl	80005cc <__aeabi_f2d>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	6828      	ldr	r0, [r5, #0]
 80041ce:	4639      	mov	r1, r7
 80041d0:	f7ff f816 	bl	8003200 <chprintf>
          chprintf(stream, "Value Y = %.2f\r\n", cartesian_y);
 80041d4:	f8da 0000 	ldr.w	r0, [sl]
 80041d8:	f7fc f9f8 	bl	80005cc <__aeabi_f2d>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	6828      	ldr	r0, [r5, #0]
 80041e2:	491a      	ldr	r1, [pc, #104]	; (800424c <ThJoy+0xec>)
 80041e4:	f7ff f80c 	bl	8003200 <chprintf>
        chThdSleepMilliseconds(2000);
 80041e8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80041ec:	f7ff ffa0 	bl	8004130 <chThdSleep>
      while (joy_flag == 1) {
 80041f0:	6823      	ldr	r3, [r4, #0]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d1cf      	bne.n	8004196 <ThJoy+0x36>
        acquire_joy();
 80041f6:	f7ff fc93 	bl	8003b20 <acquire_joy>
        if (cartesian) {
 80041fa:	6833      	ldr	r3, [r6, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1df      	bne.n	80041c0 <ThJoy+0x60>
          chprintf(stream, "Value Rho = %.2f\r\n", polar_rho);
 8004200:	4b13      	ldr	r3, [pc, #76]	; (8004250 <ThJoy+0xf0>)
 8004202:	6818      	ldr	r0, [r3, #0]
 8004204:	f7fc f9e2 	bl	80005cc <__aeabi_f2d>
 8004208:	4602      	mov	r2, r0
 800420a:	460b      	mov	r3, r1
 800420c:	6828      	ldr	r0, [r5, #0]
 800420e:	4649      	mov	r1, r9
 8004210:	f7fe fff6 	bl	8003200 <chprintf>
          chprintf(stream, "Value Theta = %.2f\r\n", degrees);
 8004214:	4b0f      	ldr	r3, [pc, #60]	; (8004254 <ThJoy+0xf4>)
 8004216:	6818      	ldr	r0, [r3, #0]
 8004218:	f7fc f9d8 	bl	80005cc <__aeabi_f2d>
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	6828      	ldr	r0, [r5, #0]
 8004222:	4641      	mov	r1, r8
 8004224:	f7fe ffec 	bl	8003200 <chprintf>
 8004228:	e7de      	b.n	80041e8 <ThJoy+0x88>
 800422a:	bf00      	nop
 800422c:	20001218 	.word	0x20001218
 8004230:	200014ec 	.word	0x200014ec
 8004234:	08007c40 	.word	0x08007c40
 8004238:	2000120c 	.word	0x2000120c
 800423c:	20001550 	.word	0x20001550
 8004240:	08007c78 	.word	0x08007c78
 8004244:	08007c44 	.word	0x08007c44
 8004248:	08007c60 	.word	0x08007c60
 800424c:	08007c8c 	.word	0x08007c8c
 8004250:	200014fc 	.word	0x200014fc
 8004254:	20001458 	.word	0x20001458
 8004258:	20001210 	.word	0x20001210
 800425c:	20001214 	.word	0x20001214
 8004260:	08007ca0 	.word	0x08007ca0
 8004264:	08007cb4 	.word	0x08007cb4
	...

08004270 <ThDemo>:

// DEMO THREAD
static THD_WORKING_AREA(waDemo, 128);
static THD_FUNCTION(ThDemo, arg) {
 8004270:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004274:	4ba6      	ldr	r3, [pc, #664]	; (8004510 <ThDemo+0x2a0>)
 8004276:	4aa7      	ldr	r2, [pc, #668]	; (8004514 <ThDemo+0x2a4>)
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	f8df a2c4 	ldr.w	sl, [pc, #708]	; 8004540 <ThDemo+0x2d0>
 800427e:	f8df b2dc 	ldr.w	fp, [pc, #732]	; 800455c <ThDemo+0x2ec>
      chsnprintf(buff, BUFF_SIZE, "BLUE %%: %.2f %%     ", blue_percentage);
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
      ssd1306UpdateScreen(&SSD1306D1);

      // Check if one of the primary color is reached
      if((red_percentage >= 97) || (green_percentage >= 97) || (blue_percentage >= 97)) {
 8004282:	4fa5      	ldr	r7, [pc, #660]	; (8004518 <ThDemo+0x2a8>)
 8004284:	619a      	str	r2, [r3, #24]
static THD_FUNCTION(ThDemo, arg) {
 8004286:	b083      	sub	sp, #12
  int count= 0;
 8004288:	2400      	movs	r4, #0
 800428a:	e0a8      	b.n	80043de <ThDemo+0x16e>
         green_percentage = 0;
 800428c:	4aa3      	ldr	r2, [pc, #652]	; (800451c <ThDemo+0x2ac>)
 800428e:	2300      	movs	r3, #0
 8004290:	6013      	str	r3, [r2, #0]
         red_percentage = 0;
 8004292:	4aa3      	ldr	r2, [pc, #652]	; (8004520 <ThDemo+0x2b0>)
 8004294:	6013      	str	r3, [r2, #0]
         blue_percentage = 0;
 8004296:	4aa3      	ldr	r2, [pc, #652]	; (8004524 <ThDemo+0x2b4>)
 8004298:	6013      	str	r3, [r2, #0]
      ssd1306GotoXy(&SSD1306D1, 0, 1);
 800429a:	f8da 3000 	ldr.w	r3, [sl]
 800429e:	2201      	movs	r2, #1
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	2100      	movs	r1, #0
 80042a4:	4620      	mov	r0, r4
 80042a6:	4798      	blx	r3
      chsnprintf(buff, BUFF_SIZE, "COLOR WHEEL");
 80042a8:	4a9f      	ldr	r2, [pc, #636]	; (8004528 <ThDemo+0x2b8>)
 80042aa:	2114      	movs	r1, #20
 80042ac:	4628      	mov	r0, r5
 80042ae:	f7fe ff87 	bl	80031c0 <chsnprintf.constprop.0>
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_11x18, SSD1306_COLOR_WHITE);
 80042b2:	f8da 3000 	ldr.w	r3, [sl]
 80042b6:	4a9d      	ldr	r2, [pc, #628]	; (800452c <ThDemo+0x2bc>)
 80042b8:	f8d3 8018 	ldr.w	r8, [r3, #24]
 80042bc:	4629      	mov	r1, r5
 80042be:	2301      	movs	r3, #1
 80042c0:	4620      	mov	r0, r4
 80042c2:	47c0      	blx	r8
      ssd1306UpdateScreen(&SSD1306D1);
 80042c4:	f8da 3000 	ldr.w	r3, [sl]
 80042c8:	4620      	mov	r0, r4
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4798      	blx	r3
      ssd1306GotoXy(&SSD1306D1, 0, 20);
 80042ce:	f8da 3000 	ldr.w	r3, [sl]
 80042d2:	2214      	movs	r2, #20
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	2100      	movs	r1, #0
 80042d8:	4620      	mov	r0, r4
 80042da:	4798      	blx	r3
      chsnprintf(buff, BUFF_SIZE, "RED %%: %.2f %%      ", red_percentage);
 80042dc:	4b90      	ldr	r3, [pc, #576]	; (8004520 <ThDemo+0x2b0>)
 80042de:	6818      	ldr	r0, [r3, #0]
 80042e0:	f7fc f974 	bl	80005cc <__aeabi_f2d>
 80042e4:	4a92      	ldr	r2, [pc, #584]	; (8004530 <ThDemo+0x2c0>)
 80042e6:	e9cd 0100 	strd	r0, r1, [sp]
 80042ea:	2114      	movs	r1, #20
 80042ec:	4628      	mov	r0, r5
 80042ee:	f7fe ff67 	bl	80031c0 <chsnprintf.constprop.0>
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80042f2:	f8da 2000 	ldr.w	r2, [sl]
 80042f6:	4629      	mov	r1, r5
 80042f8:	f8d2 8018 	ldr.w	r8, [r2, #24]
 80042fc:	2301      	movs	r3, #1
 80042fe:	4632      	mov	r2, r6
 8004300:	4620      	mov	r0, r4
 8004302:	47c0      	blx	r8
      ssd1306UpdateScreen(&SSD1306D1);
 8004304:	f8da 3000 	ldr.w	r3, [sl]
 8004308:	4620      	mov	r0, r4
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4798      	blx	r3
      ssd1306GotoXy(&SSD1306D1, 0, 35);
 800430e:	f8da 3000 	ldr.w	r3, [sl]
 8004312:	2223      	movs	r2, #35	; 0x23
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	2100      	movs	r1, #0
 8004318:	4620      	mov	r0, r4
 800431a:	4798      	blx	r3
      chsnprintf(buff, BUFF_SIZE, "GREEN %%: %.2f %%    ", green_percentage);
 800431c:	4a7f      	ldr	r2, [pc, #508]	; (800451c <ThDemo+0x2ac>)
 800431e:	6810      	ldr	r0, [r2, #0]
 8004320:	f7fc f954 	bl	80005cc <__aeabi_f2d>
 8004324:	4a83      	ldr	r2, [pc, #524]	; (8004534 <ThDemo+0x2c4>)
 8004326:	e9cd 0100 	strd	r0, r1, [sp]
 800432a:	2114      	movs	r1, #20
 800432c:	4628      	mov	r0, r5
 800432e:	f7fe ff47 	bl	80031c0 <chsnprintf.constprop.0>
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004332:	f8da 2000 	ldr.w	r2, [sl]
 8004336:	4629      	mov	r1, r5
 8004338:	f8d2 8018 	ldr.w	r8, [r2, #24]
 800433c:	2301      	movs	r3, #1
 800433e:	4632      	mov	r2, r6
 8004340:	4620      	mov	r0, r4
 8004342:	47c0      	blx	r8
      ssd1306UpdateScreen(&SSD1306D1);
 8004344:	f8da 3000 	ldr.w	r3, [sl]
 8004348:	4620      	mov	r0, r4
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4798      	blx	r3
      ssd1306GotoXy(&SSD1306D1, 0, 50);
 800434e:	f8da 3000 	ldr.w	r3, [sl]
 8004352:	2232      	movs	r2, #50	; 0x32
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	2100      	movs	r1, #0
 8004358:	4620      	mov	r0, r4
 800435a:	4798      	blx	r3
      chsnprintf(buff, BUFF_SIZE, "BLUE %%: %.2f %%     ", blue_percentage);
 800435c:	4971      	ldr	r1, [pc, #452]	; (8004524 <ThDemo+0x2b4>)
 800435e:	6808      	ldr	r0, [r1, #0]
 8004360:	f7fc f934 	bl	80005cc <__aeabi_f2d>
 8004364:	4a74      	ldr	r2, [pc, #464]	; (8004538 <ThDemo+0x2c8>)
 8004366:	e9cd 0100 	strd	r0, r1, [sp]
 800436a:	2114      	movs	r1, #20
 800436c:	4628      	mov	r0, r5
 800436e:	f7fe ff27 	bl	80031c0 <chsnprintf.constprop.0>
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004372:	f8da 2000 	ldr.w	r2, [sl]
 8004376:	4629      	mov	r1, r5
 8004378:	f8d2 8018 	ldr.w	r8, [r2, #24]
 800437c:	2301      	movs	r3, #1
 800437e:	4632      	mov	r2, r6
 8004380:	4620      	mov	r0, r4
 8004382:	47c0      	blx	r8
      ssd1306UpdateScreen(&SSD1306D1);
 8004384:	f8da 3000 	ldr.w	r3, [sl]
 8004388:	4620      	mov	r0, r4
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4798      	blx	r3
      if((red_percentage >= 97) || (green_percentage >= 97) || (blue_percentage >= 97)) {
 800438e:	4b64      	ldr	r3, [pc, #400]	; (8004520 <ThDemo+0x2b0>)
 8004390:	4639      	mov	r1, r7
 8004392:	6818      	ldr	r0, [r3, #0]
 8004394:	f7fc ff5a 	bl	800124c <__aeabi_fcmpge>
 8004398:	b968      	cbnz	r0, 80043b6 <ThDemo+0x146>
 800439a:	4a60      	ldr	r2, [pc, #384]	; (800451c <ThDemo+0x2ac>)
 800439c:	4639      	mov	r1, r7
 800439e:	6810      	ldr	r0, [r2, #0]
 80043a0:	f7fc ff54 	bl	800124c <__aeabi_fcmpge>
 80043a4:	b938      	cbnz	r0, 80043b6 <ThDemo+0x146>
 80043a6:	4b5f      	ldr	r3, [pc, #380]	; (8004524 <ThDemo+0x2b4>)
 80043a8:	4639      	mov	r1, r7
 80043aa:	6818      	ldr	r0, [r3, #0]
 80043ac:	f7fc ff4e 	bl	800124c <__aeabi_fcmpge>
 80043b0:	2800      	cmp	r0, #0
 80043b2:	f000 811c 	beq.w	80045ee <ThDemo+0x37e>
        // Set buzz mode static
        palSetLineMode(BUZZER_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 80043b6:	2201      	movs	r2, #1
 80043b8:	4860      	ldr	r0, [pc, #384]	; (800453c <ThDemo+0x2cc>)
 80043ba:	4611      	mov	r1, r2
 80043bc:	f7fe fb98 	bl	8002af0 <_pal_lld_setgroupmode>
        // Buzz on
        palSetLine(BUZZER_LINE);
 80043c0:	f04f 0301 	mov.w	r3, #1
 80043c4:	8303      	strh	r3, [r0, #24]
        // Set buzz mode static
        palSetLineMode(BUZZER_LINE, PAL_MODE_OUTPUT_PUSHPULL);
        // Buzz off
        palClearLine(BUZZER_LINE);
      }
      chThdSleepMilliseconds(20);
 80043c6:	20c8      	movs	r0, #200	; 0xc8
 80043c8:	f7ff feb2 	bl	8004130 <chThdSleep>
    while (demo_flag == 1) {
 80043cc:	f8db 3000 	ldr.w	r3, [fp]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d012      	beq.n	80043fa <ThDemo+0x18a>
 80043d4:	2401      	movs	r4, #1
    }
    chThdSleepMilliseconds(1000);
 80043d6:	f242 7010 	movw	r0, #10000	; 0x2710
 80043da:	f7ff fea9 	bl	8004130 <chThdSleep>
    while (demo_flag == 1) {
 80043de:	f8db 3000 	ldr.w	r3, [fp]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d1f7      	bne.n	80043d6 <ThDemo+0x166>
      if (count == 0) {                                             // Oled cleanup
 80043e6:	b92c      	cbnz	r4, 80043f4 <ThDemo+0x184>
        ssd1306FillScreen(&SSD1306D1, 0x00);
 80043e8:	f8da 3000 	ldr.w	r3, [sl]
 80043ec:	4854      	ldr	r0, [pc, #336]	; (8004540 <ThDemo+0x2d0>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	4621      	mov	r1, r4
 80043f2:	4798      	blx	r3
      ssd1306GotoXy(&SSD1306D1, 0, 1);
 80043f4:	4c52      	ldr	r4, [pc, #328]	; (8004540 <ThDemo+0x2d0>)
      chsnprintf(buff, BUFF_SIZE, "COLOR WHEEL");
 80043f6:	4d53      	ldr	r5, [pc, #332]	; (8004544 <ThDemo+0x2d4>)
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80043f8:	4e53      	ldr	r6, [pc, #332]	; (8004548 <ThDemo+0x2d8>)
      acquire_joy();
 80043fa:	f7ff fb91 	bl	8003b20 <acquire_joy>
      if (polar_rho <= 0.1) {
 80043fe:	4b53      	ldr	r3, [pc, #332]	; (800454c <ThDemo+0x2dc>)
 8004400:	6818      	ldr	r0, [r3, #0]
 8004402:	f7fc f8e3 	bl	80005cc <__aeabi_f2d>
 8004406:	a336      	add	r3, pc, #216	; (adr r3, 80044e0 <ThDemo+0x270>)
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f7fc fbb2 	bl	8000b74 <__aeabi_dcmple>
 8004410:	2800      	cmp	r0, #0
 8004412:	f47f af3b 	bne.w	800428c <ThDemo+0x1c>
      else if((polar_theta >= -0.79) && (polar_theta <= 1.57)){     // Red-Blue sector
 8004416:	4b4e      	ldr	r3, [pc, #312]	; (8004550 <ThDemo+0x2e0>)
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	f7fc f8d7 	bl	80005cc <__aeabi_f2d>
 800441e:	a332      	add	r3, pc, #200	; (adr r3, 80044e8 <ThDemo+0x278>)
 8004420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004424:	4680      	mov	r8, r0
 8004426:	4689      	mov	r9, r1
 8004428:	f7fc fbae 	bl	8000b88 <__aeabi_dcmpge>
 800442c:	b328      	cbz	r0, 800447a <ThDemo+0x20a>
 800442e:	a330      	add	r3, pc, #192	; (adr r3, 80044f0 <ThDemo+0x280>)
 8004430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004434:	4640      	mov	r0, r8
 8004436:	4649      	mov	r1, r9
 8004438:	f7fc fb9c 	bl	8000b74 <__aeabi_dcmple>
 800443c:	b1e8      	cbz	r0, 800447a <ThDemo+0x20a>
        red_percentage = 100*((polar_theta+0.79)/2.36);
 800443e:	a32e      	add	r3, pc, #184	; (adr r3, 80044f8 <ThDemo+0x288>)
 8004440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004444:	4640      	mov	r0, r8
 8004446:	4649      	mov	r1, r9
 8004448:	f7fb ff62 	bl	8000310 <__adddf3>
 800444c:	a32c      	add	r3, pc, #176	; (adr r3, 8004500 <ThDemo+0x290>)
 800444e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004452:	f7fc fa3d 	bl	80008d0 <__aeabi_ddiv>
 8004456:	2200      	movs	r2, #0
 8004458:	4b3e      	ldr	r3, [pc, #248]	; (8004554 <ThDemo+0x2e4>)
 800445a:	f7fc f90f 	bl	800067c <__aeabi_dmul>
 800445e:	f7fc fbe5 	bl	8000c2c <__aeabi_d2f>
 8004462:	4b2f      	ldr	r3, [pc, #188]	; (8004520 <ThDemo+0x2b0>)
 8004464:	4601      	mov	r1, r0
 8004466:	6018      	str	r0, [r3, #0]
        blue_percentage = 100 - red_percentage;
 8004468:	483b      	ldr	r0, [pc, #236]	; (8004558 <ThDemo+0x2e8>)
 800446a:	f7fc fc33 	bl	8000cd4 <__aeabi_fsub>
 800446e:	4a2d      	ldr	r2, [pc, #180]	; (8004524 <ThDemo+0x2b4>)
 8004470:	6010      	str	r0, [r2, #0]
        green_percentage = 0;
 8004472:	4a2a      	ldr	r2, [pc, #168]	; (800451c <ThDemo+0x2ac>)
 8004474:	2300      	movs	r3, #0
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	e70f      	b.n	800429a <ThDemo+0x2a>
      else if((polar_theta <= -0.79) && (polar_theta >= -2.36)){    // Green-Blue sector
 800447a:	a31b      	add	r3, pc, #108	; (adr r3, 80044e8 <ThDemo+0x278>)
 800447c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004480:	4640      	mov	r0, r8
 8004482:	4649      	mov	r1, r9
 8004484:	f7fc fb76 	bl	8000b74 <__aeabi_dcmple>
 8004488:	2800      	cmp	r0, #0
 800448a:	d069      	beq.n	8004560 <ThDemo+0x2f0>
 800448c:	a31e      	add	r3, pc, #120	; (adr r3, 8004508 <ThDemo+0x298>)
 800448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004492:	4640      	mov	r0, r8
 8004494:	4649      	mov	r1, r9
 8004496:	f7fc fb77 	bl	8000b88 <__aeabi_dcmpge>
 800449a:	2800      	cmp	r0, #0
 800449c:	d060      	beq.n	8004560 <ThDemo+0x2f0>
        blue_percentage = 100*((polar_theta+2.36)/1.57);
 800449e:	a318      	add	r3, pc, #96	; (adr r3, 8004500 <ThDemo+0x290>)
 80044a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a4:	4640      	mov	r0, r8
 80044a6:	4649      	mov	r1, r9
 80044a8:	f7fb ff32 	bl	8000310 <__adddf3>
 80044ac:	a310      	add	r3, pc, #64	; (adr r3, 80044f0 <ThDemo+0x280>)
 80044ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b2:	f7fc fa0d 	bl	80008d0 <__aeabi_ddiv>
 80044b6:	2200      	movs	r2, #0
 80044b8:	4b26      	ldr	r3, [pc, #152]	; (8004554 <ThDemo+0x2e4>)
 80044ba:	f7fc f8df 	bl	800067c <__aeabi_dmul>
 80044be:	f7fc fbb5 	bl	8000c2c <__aeabi_d2f>
 80044c2:	4b18      	ldr	r3, [pc, #96]	; (8004524 <ThDemo+0x2b4>)
 80044c4:	4601      	mov	r1, r0
 80044c6:	6018      	str	r0, [r3, #0]
        green_percentage = 100 - blue_percentage;
 80044c8:	4823      	ldr	r0, [pc, #140]	; (8004558 <ThDemo+0x2e8>)
 80044ca:	f7fc fc03 	bl	8000cd4 <__aeabi_fsub>
 80044ce:	4a13      	ldr	r2, [pc, #76]	; (800451c <ThDemo+0x2ac>)
 80044d0:	6010      	str	r0, [r2, #0]
        red_percentage = 0;
 80044d2:	4a13      	ldr	r2, [pc, #76]	; (8004520 <ThDemo+0x2b0>)
 80044d4:	2300      	movs	r3, #0
 80044d6:	6013      	str	r3, [r2, #0]
 80044d8:	e6df      	b.n	800429a <ThDemo+0x2a>
 80044da:	bf00      	nop
 80044dc:	f3af 8000 	nop.w
 80044e0:	9999999a 	.word	0x9999999a
 80044e4:	3fb99999 	.word	0x3fb99999
 80044e8:	147ae148 	.word	0x147ae148
 80044ec:	bfe947ae 	.word	0xbfe947ae
 80044f0:	51eb851f 	.word	0x51eb851f
 80044f4:	3ff91eb8 	.word	0x3ff91eb8
 80044f8:	147ae148 	.word	0x147ae148
 80044fc:	3fe947ae 	.word	0x3fe947ae
 8004500:	ae147ae1 	.word	0xae147ae1
 8004504:	4002e147 	.word	0x4002e147
 8004508:	ae147ae1 	.word	0xae147ae1
 800450c:	c002e147 	.word	0xc002e147
 8004510:	20001218 	.word	0x20001218
 8004514:	08007ccc 	.word	0x08007ccc
 8004518:	42c20000 	.word	0x42c20000
 800451c:	200014e8 	.word	0x200014e8
 8004520:	20001508 	.word	0x20001508
 8004524:	200011f4 	.word	0x200011f4
 8004528:	08007cd4 	.word	0x08007cd4
 800452c:	08009770 	.word	0x08009770
 8004530:	08007ce0 	.word	0x08007ce0
 8004534:	08007cf8 	.word	0x08007cf8
 8004538:	08007d10 	.word	0x08007d10
 800453c:	40020000 	.word	0x40020000
 8004540:	20000dd8 	.word	0x20000dd8
 8004544:	200011f8 	.word	0x200011f8
 8004548:	08009778 	.word	0x08009778
 800454c:	200014fc 	.word	0x200014fc
 8004550:	20001500 	.word	0x20001500
 8004554:	40590000 	.word	0x40590000
 8004558:	42c80000 	.word	0x42c80000
 800455c:	2000145c 	.word	0x2000145c
      else if(polar_theta >= 1.57){                                 // Green-Red sector
 8004560:	a327      	add	r3, pc, #156	; (adr r3, 8004600 <ThDemo+0x390>)
 8004562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004566:	4640      	mov	r0, r8
 8004568:	4649      	mov	r1, r9
 800456a:	f7fc fb0d 	bl	8000b88 <__aeabi_dcmpge>
 800456e:	b1f0      	cbz	r0, 80045ae <ThDemo+0x33e>
        green_percentage = 67*((polar_theta-1.57)/1.57);
 8004570:	a323      	add	r3, pc, #140	; (adr r3, 8004600 <ThDemo+0x390>)
 8004572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004576:	4640      	mov	r0, r8
 8004578:	4649      	mov	r1, r9
 800457a:	f7fb fec7 	bl	800030c <__aeabi_dsub>
 800457e:	a320      	add	r3, pc, #128	; (adr r3, 8004600 <ThDemo+0x390>)
 8004580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004584:	f7fc f9a4 	bl	80008d0 <__aeabi_ddiv>
 8004588:	a31f      	add	r3, pc, #124	; (adr r3, 8004608 <ThDemo+0x398>)
 800458a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800458e:	f7fc f875 	bl	800067c <__aeabi_dmul>
        green_percentage = 67 + 33*((polar_theta+3.14)/0.78);
 8004592:	f7fc fb4b 	bl	8000c2c <__aeabi_d2f>
 8004596:	4b24      	ldr	r3, [pc, #144]	; (8004628 <ThDemo+0x3b8>)
 8004598:	4601      	mov	r1, r0
 800459a:	6018      	str	r0, [r3, #0]
        red_percentage = 100 - green_percentage;
 800459c:	4823      	ldr	r0, [pc, #140]	; (800462c <ThDemo+0x3bc>)
 800459e:	f7fc fb99 	bl	8000cd4 <__aeabi_fsub>
 80045a2:	4a23      	ldr	r2, [pc, #140]	; (8004630 <ThDemo+0x3c0>)
 80045a4:	6010      	str	r0, [r2, #0]
        blue_percentage = 0;
 80045a6:	4a23      	ldr	r2, [pc, #140]	; (8004634 <ThDemo+0x3c4>)
 80045a8:	2300      	movs	r3, #0
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	e675      	b.n	800429a <ThDemo+0x2a>
      else if(polar_theta <= -2.36){                                // Green-Red sector
 80045ae:	a318      	add	r3, pc, #96	; (adr r3, 8004610 <ThDemo+0x3a0>)
 80045b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b4:	4640      	mov	r0, r8
 80045b6:	4649      	mov	r1, r9
 80045b8:	f7fc fadc 	bl	8000b74 <__aeabi_dcmple>
 80045bc:	2800      	cmp	r0, #0
 80045be:	f43f ae6c 	beq.w	800429a <ThDemo+0x2a>
        green_percentage = 67 + 33*((polar_theta+3.14)/0.78);
 80045c2:	a315      	add	r3, pc, #84	; (adr r3, 8004618 <ThDemo+0x3a8>)
 80045c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c8:	4640      	mov	r0, r8
 80045ca:	4649      	mov	r1, r9
 80045cc:	f7fb fea0 	bl	8000310 <__adddf3>
 80045d0:	a313      	add	r3, pc, #76	; (adr r3, 8004620 <ThDemo+0x3b0>)
 80045d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d6:	f7fc f97b 	bl	80008d0 <__aeabi_ddiv>
 80045da:	4b17      	ldr	r3, [pc, #92]	; (8004638 <ThDemo+0x3c8>)
 80045dc:	2200      	movs	r2, #0
 80045de:	f7fc f84d 	bl	800067c <__aeabi_dmul>
 80045e2:	a309      	add	r3, pc, #36	; (adr r3, 8004608 <ThDemo+0x398>)
 80045e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e8:	f7fb fe92 	bl	8000310 <__adddf3>
 80045ec:	e7d1      	b.n	8004592 <ThDemo+0x322>
        palSetLineMode(BUZZER_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 80045ee:	2201      	movs	r2, #1
 80045f0:	4812      	ldr	r0, [pc, #72]	; (800463c <ThDemo+0x3cc>)
 80045f2:	4611      	mov	r1, r2
 80045f4:	f7fe fa7c 	bl	8002af0 <_pal_lld_setgroupmode>
        palClearLine(BUZZER_LINE);
 80045f8:	f04f 0301 	mov.w	r3, #1
 80045fc:	8343      	strh	r3, [r0, #26]
 80045fe:	e6e2      	b.n	80043c6 <ThDemo+0x156>
 8004600:	51eb851f 	.word	0x51eb851f
 8004604:	3ff91eb8 	.word	0x3ff91eb8
 8004608:	00000000 	.word	0x00000000
 800460c:	4050c000 	.word	0x4050c000
 8004610:	ae147ae1 	.word	0xae147ae1
 8004614:	c002e147 	.word	0xc002e147
 8004618:	51eb851f 	.word	0x51eb851f
 800461c:	40091eb8 	.word	0x40091eb8
 8004620:	8f5c28f6 	.word	0x8f5c28f6
 8004624:	3fe8f5c2 	.word	0x3fe8f5c2
 8004628:	200014e8 	.word	0x200014e8
 800462c:	42c80000 	.word	0x42c80000
 8004630:	20001508 	.word	0x20001508
 8004634:	200011f4 	.word	0x200011f4
 8004638:	40408000 	.word	0x40408000
 800463c:	40020000 	.word	0x40020000

08004640 <thEncoder>:
static THD_FUNCTION(thEncoder, arg) {
 8004640:	b508      	push	{r3, lr}
 8004642:	4b1e      	ldr	r3, [pc, #120]	; (80046bc <thEncoder+0x7c>)
 8004644:	4a1e      	ldr	r2, [pc, #120]	; (80046c0 <thEncoder+0x80>)
 8004646:	699b      	ldr	r3, [r3, #24]
  palSetPadMode(GPIOB, 6, PAL_MODE_ALTERNATE(2) | PAL_STM32_OTYPE_PUSHPULL | PAL_STM32_PUPDR_PULLUP); // Setting encoders pin
 8004648:	481e      	ldr	r0, [pc, #120]	; (80046c4 <thEncoder+0x84>)
 800464a:	619a      	str	r2, [r3, #24]
 800464c:	2140      	movs	r1, #64	; 0x40
 800464e:	f44f 7291 	mov.w	r2, #290	; 0x122
 8004652:	f7fe fa4d 	bl	8002af0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 7, PAL_MODE_ALTERNATE(2) | PAL_STM32_OTYPE_PUSHPULL | PAL_STM32_PUPDR_PULLUP); // Setting encoders pin
 8004656:	481b      	ldr	r0, [pc, #108]	; (80046c4 <thEncoder+0x84>)
 8004658:	4d1b      	ldr	r5, [pc, #108]	; (80046c8 <thEncoder+0x88>)
 800465a:	f44f 7291 	mov.w	r2, #290	; 0x122
 800465e:	2180      	movs	r1, #128	; 0x80
 8004660:	f7fe fa46 	bl	8002af0 <_pal_lld_setgroupmode>
  rccEnableTIM4(TRUE);
 8004664:	4a19      	ldr	r2, [pc, #100]	; (80046cc <thEncoder+0x8c>)
  enc->SMCR = 3;        // Encoder mode 3
 8004666:	4b1a      	ldr	r3, [pc, #104]	; (80046d0 <thEncoder+0x90>)
  rccEnableTIM4(TRUE);
 8004668:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800466a:	f041 0104 	orr.w	r1, r1, #4
 800466e:	6411      	str	r1, [r2, #64]	; 0x40
 8004670:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8004672:	f041 0104 	orr.w	r1, r1, #4
 8004676:	6611      	str	r1, [r2, #96]	; 0x60
  enc->SMCR = 3;        // Encoder mode 3
 8004678:	2003      	movs	r0, #3
  rccEnableTIM4(TRUE);
 800467a:	6e12      	ldr	r2, [r2, #96]	; 0x60
  enc->SMCR = 3;        // Encoder mode 3
 800467c:	6098      	str	r0, [r3, #8]
  enc->CCER = 0;        // Rising edge polarity
 800467e:	2100      	movs	r1, #0
  enc->ARR = 0xffff;    // Count from 0-ARR or ARR-0
 8004680:	f64f 74ff 	movw	r4, #65535	; 0xffff
  enc->EGR = 1;         // Generate an update event
 8004684:	2201      	movs	r2, #1
  enc->CCMR1 = 0xc1c1;  // f_DTS/16, N=8 IC1->TI1, IC2->TI2
 8004686:	f24c 10c1 	movw	r0, #49601	; 0xc1c1
  enc->CCER = 0;        // Rising edge polarity
 800468a:	6219      	str	r1, [r3, #32]
        enc->CNT = 0;  // Restrict counter between 0 and 36
 800468c:	460e      	mov	r6, r1
  enc->ARR = 0xffff;    // Count from 0-ARR or ARR-0
 800468e:	62dc      	str	r4, [r3, #44]	; 0x2c
  enc->CCMR1 = 0xc1c1;  // f_DTS/16, N=8 IC1->TI1, IC2->TI2
 8004690:	6198      	str	r0, [r3, #24]
    if (counter != (enc->CNT >> 2)) {
 8004692:	461c      	mov	r4, r3
  enc->CNT = 0;         // Initialize counter
 8004694:	6259      	str	r1, [r3, #36]	; 0x24
  enc->EGR = 1;         // Generate an update event
 8004696:	615a      	str	r2, [r3, #20]
  enc->CR1 = 1;         // Enable the counter
 8004698:	601a      	str	r2, [r3, #0]
    if (counter != (enc->CNT >> 2)) {
 800469a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800469c:	682b      	ldr	r3, [r5, #0]
 800469e:	ebb3 0f92 	cmp.w	r3, r2, lsr #2
    chThdSleepMilliseconds(100);
 80046a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    if (counter != (enc->CNT >> 2)) {
 80046a6:	d005      	beq.n	80046b4 <thEncoder+0x74>
      counter = enc->CNT >> 2;
 80046a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046aa:	089b      	lsrs	r3, r3, #2
      if (counter >= 37)
 80046ac:	2b24      	cmp	r3, #36	; 0x24
      counter = enc->CNT >> 2;
 80046ae:	602b      	str	r3, [r5, #0]
        enc->CNT = 0;  // Restrict counter between 0 and 36
 80046b0:	bf88      	it	hi
 80046b2:	6266      	strhi	r6, [r4, #36]	; 0x24
    chThdSleepMilliseconds(100);
 80046b4:	f7ff fd3c 	bl	8004130 <chThdSleep>
  while (TRUE) {
 80046b8:	e7ef      	b.n	800469a <thEncoder+0x5a>
 80046ba:	bf00      	nop
 80046bc:	20001218 	.word	0x20001218
 80046c0:	08007d28 	.word	0x08007d28
 80046c4:	40020400 	.word	0x40020400
 80046c8:	20001438 	.word	0x20001438
 80046cc:	40023800 	.word	0x40023800
 80046d0:	40000800 	.word	0x40000800
	...

080046e0 <OledDisplay>:
static THD_FUNCTION(OledDisplay, arg) {
 80046e0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80046e4:	4b8e      	ldr	r3, [pc, #568]	; (8004920 <OledDisplay+0x240>)
 80046e6:	4e8f      	ldr	r6, [pc, #572]	; (8004924 <OledDisplay+0x244>)
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	4c8f      	ldr	r4, [pc, #572]	; (8004928 <OledDisplay+0x248>)
 80046ec:	4a8f      	ldr	r2, [pc, #572]	; (800492c <OledDisplay+0x24c>)
 80046ee:	619a      	str	r2, [r3, #24]
 80046f0:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8004974 <OledDisplay+0x294>
 80046f4:	6833      	ldr	r3, [r6, #0]
 80046f6:	f8df 9280 	ldr.w	r9, [pc, #640]	; 8004978 <OledDisplay+0x298>
 80046fa:	b083      	sub	sp, #12
      ssd1306FillScreen(&SSD1306D1, 0x00);
 80046fc:	4625      	mov	r5, r4
    while (oled_flag == 1) {
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d005      	beq.n	800470e <OledDisplay+0x2e>
    chThdSleepMilliseconds(20);
 8004702:	20c8      	movs	r0, #200	; 0xc8
 8004704:	f7ff fd14 	bl	8004130 <chThdSleep>
  while (true) {
 8004708:	6833      	ldr	r3, [r6, #0]
    while (oled_flag == 1) {
 800470a:	2b01      	cmp	r3, #1
 800470c:	d1f9      	bne.n	8004702 <OledDisplay+0x22>
      ssd1306FillScreen(&SSD1306D1, 0x00);
 800470e:	6823      	ldr	r3, [r4, #0]
    chsnprintf(buff, BUFF_SIZE, "COORDINATES ");
 8004710:	4f87      	ldr	r7, [pc, #540]	; (8004930 <OledDisplay+0x250>)
      ssd1306FillScreen(&SSD1306D1, 0x00);
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	2100      	movs	r1, #0
 8004716:	4628      	mov	r0, r5
 8004718:	4798      	blx	r3
  if (oled_flag_led == 1) {
 800471a:	f8d8 a000 	ldr.w	sl, [r8]
      oled_flag = 2;
 800471e:	2302      	movs	r3, #2
  if (oled_flag_led == 1) {
 8004720:	f1ba 0f01 	cmp.w	sl, #1
      oled_flag = 2;
 8004724:	6033      	str	r3, [r6, #0]
    ssd1306GotoXy(&SSD1306D1, 0, 1);
 8004726:	6823      	ldr	r3, [r4, #0]
  if (oled_flag_led == 1) {
 8004728:	f000 8094 	beq.w	8004854 <OledDisplay+0x174>
    ssd1306GotoXy(&SSD1306D1, 0, 1);
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	2201      	movs	r2, #1
 8004730:	2100      	movs	r1, #0
 8004732:	4628      	mov	r0, r5
 8004734:	4798      	blx	r3
    chsnprintf(buff, BUFF_SIZE, "COORDINATES ");
 8004736:	463a      	mov	r2, r7
 8004738:	2114      	movs	r1, #20
 800473a:	487e      	ldr	r0, [pc, #504]	; (8004934 <OledDisplay+0x254>)
 800473c:	f7fe fd40 	bl	80031c0 <chsnprintf.constprop.0>
    ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_11x18, SSD1306_COLOR_WHITE);
 8004740:	6823      	ldr	r3, [r4, #0]
 8004742:	4a7d      	ldr	r2, [pc, #500]	; (8004938 <OledDisplay+0x258>)
 8004744:	497b      	ldr	r1, [pc, #492]	; (8004934 <OledDisplay+0x254>)
 8004746:	f8d3 a018 	ldr.w	sl, [r3, #24]
 800474a:	4628      	mov	r0, r5
 800474c:	2301      	movs	r3, #1
 800474e:	47d0      	blx	sl
    ssd1306UpdateScreen(&SSD1306D1);
 8004750:	6823      	ldr	r3, [r4, #0]
 8004752:	4628      	mov	r0, r5
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4798      	blx	r3
    acquire_joy();
 8004758:	f7ff f9e2 	bl	8003b20 <acquire_joy>
    ssd1306GotoXy(&SSD1306D1, 0, 20);
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	2214      	movs	r2, #20
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	2100      	movs	r1, #0
 8004764:	4628      	mov	r0, r5
 8004766:	4798      	blx	r3
    chsnprintf(buff, BUFF_SIZE, "X: %.2f  ", cartesian_x);
 8004768:	f8d9 0000 	ldr.w	r0, [r9]
 800476c:	f7fb ff2e 	bl	80005cc <__aeabi_f2d>
 8004770:	4a72      	ldr	r2, [pc, #456]	; (800493c <OledDisplay+0x25c>)
 8004772:	e9cd 0100 	strd	r0, r1, [sp]
 8004776:	2114      	movs	r1, #20
 8004778:	486e      	ldr	r0, [pc, #440]	; (8004934 <OledDisplay+0x254>)
 800477a:	f7fe fd21 	bl	80031c0 <chsnprintf.constprop.0>
    ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	4a6f      	ldr	r2, [pc, #444]	; (8004940 <OledDisplay+0x260>)
 8004782:	f8d3 a018 	ldr.w	sl, [r3, #24]
 8004786:	496b      	ldr	r1, [pc, #428]	; (8004934 <OledDisplay+0x254>)
 8004788:	2301      	movs	r3, #1
 800478a:	4628      	mov	r0, r5
 800478c:	47d0      	blx	sl
    chsnprintf(buff, BUFF_SIZE, "Y: %.2f  ", cartesian_y);
 800478e:	4b6d      	ldr	r3, [pc, #436]	; (8004944 <OledDisplay+0x264>)
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	f7fb ff1b 	bl	80005cc <__aeabi_f2d>
 8004796:	4a6c      	ldr	r2, [pc, #432]	; (8004948 <OledDisplay+0x268>)
 8004798:	e9cd 0100 	strd	r0, r1, [sp]
 800479c:	2114      	movs	r1, #20
 800479e:	4865      	ldr	r0, [pc, #404]	; (8004934 <OledDisplay+0x254>)
 80047a0:	f7fe fd0e 	bl	80031c0 <chsnprintf.constprop.0>
    ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80047a4:	6823      	ldr	r3, [r4, #0]
 80047a6:	4a66      	ldr	r2, [pc, #408]	; (8004940 <OledDisplay+0x260>)
 80047a8:	f8d3 a018 	ldr.w	sl, [r3, #24]
 80047ac:	4961      	ldr	r1, [pc, #388]	; (8004934 <OledDisplay+0x254>)
 80047ae:	2301      	movs	r3, #1
 80047b0:	4628      	mov	r0, r5
 80047b2:	47d0      	blx	sl
    ssd1306UpdateScreen(&SSD1306D1);
 80047b4:	6823      	ldr	r3, [r4, #0]
 80047b6:	4628      	mov	r0, r5
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4798      	blx	r3
    ssd1306GotoXy(&SSD1306D1, 0, 35);
 80047bc:	6823      	ldr	r3, [r4, #0]
 80047be:	2223      	movs	r2, #35	; 0x23
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	2100      	movs	r1, #0
 80047c4:	4628      	mov	r0, r5
 80047c6:	4798      	blx	r3
    chsnprintf(buff, BUFF_SIZE, "RADIUS: %.2f   ", polar_rho);
 80047c8:	4b60      	ldr	r3, [pc, #384]	; (800494c <OledDisplay+0x26c>)
 80047ca:	6818      	ldr	r0, [r3, #0]
 80047cc:	f7fb fefe 	bl	80005cc <__aeabi_f2d>
 80047d0:	4a5f      	ldr	r2, [pc, #380]	; (8004950 <OledDisplay+0x270>)
 80047d2:	e9cd 0100 	strd	r0, r1, [sp]
 80047d6:	2114      	movs	r1, #20
 80047d8:	4856      	ldr	r0, [pc, #344]	; (8004934 <OledDisplay+0x254>)
 80047da:	f7fe fcf1 	bl	80031c0 <chsnprintf.constprop.0>
    ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	4a57      	ldr	r2, [pc, #348]	; (8004940 <OledDisplay+0x260>)
 80047e2:	4954      	ldr	r1, [pc, #336]	; (8004934 <OledDisplay+0x254>)
 80047e4:	f8d3 a018 	ldr.w	sl, [r3, #24]
 80047e8:	4628      	mov	r0, r5
 80047ea:	2301      	movs	r3, #1
 80047ec:	47d0      	blx	sl
    ssd1306UpdateScreen(&SSD1306D1);
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	4628      	mov	r0, r5
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4798      	blx	r3
    ssd1306GotoXy(&SSD1306D1, 0, 50);
 80047f6:	6823      	ldr	r3, [r4, #0]
 80047f8:	2232      	movs	r2, #50	; 0x32
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	2100      	movs	r1, #0
 80047fe:	4628      	mov	r0, r5
 8004800:	4798      	blx	r3
    chsnprintf(buff, BUFF_SIZE, "ANGLE: %.2f deg      ", degrees);
 8004802:	4b54      	ldr	r3, [pc, #336]	; (8004954 <OledDisplay+0x274>)
 8004804:	6818      	ldr	r0, [r3, #0]
 8004806:	f7fb fee1 	bl	80005cc <__aeabi_f2d>
 800480a:	4a53      	ldr	r2, [pc, #332]	; (8004958 <OledDisplay+0x278>)
 800480c:	e9cd 0100 	strd	r0, r1, [sp]
 8004810:	4848      	ldr	r0, [pc, #288]	; (8004934 <OledDisplay+0x254>)
 8004812:	2114      	movs	r1, #20
 8004814:	f7fe fcd4 	bl	80031c0 <chsnprintf.constprop.0>
    ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004818:	6823      	ldr	r3, [r4, #0]
 800481a:	4a49      	ldr	r2, [pc, #292]	; (8004940 <OledDisplay+0x260>)
 800481c:	f8d3 a018 	ldr.w	sl, [r3, #24]
 8004820:	4944      	ldr	r1, [pc, #272]	; (8004934 <OledDisplay+0x254>)
 8004822:	2301      	movs	r3, #1
 8004824:	4628      	mov	r0, r5
 8004826:	47d0      	blx	sl
    ssd1306UpdateScreen(&SSD1306D1);
 8004828:	6823      	ldr	r3, [r4, #0]
 800482a:	4628      	mov	r0, r5
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4798      	blx	r3
  ssd1306UpdateScreen(&SSD1306D1);
 8004830:	6823      	ldr	r3, [r4, #0]
 8004832:	4628      	mov	r0, r5
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4798      	blx	r3
  chThdSleepMilliseconds(20);
 8004838:	20c8      	movs	r0, #200	; 0xc8
 800483a:	f7ff fc79 	bl	8004130 <chThdSleep>
      while (oled_flag == 2)
 800483e:	6833      	ldr	r3, [r6, #0]
 8004840:	2b02      	cmp	r3, #2
 8004842:	f47f af5c 	bne.w	80046fe <OledDisplay+0x1e>
  if (oled_flag_led == 1) {
 8004846:	f8d8 a000 	ldr.w	sl, [r8]
    ssd1306GotoXy(&SSD1306D1, 0, 1);
 800484a:	6823      	ldr	r3, [r4, #0]
  if (oled_flag_led == 1) {
 800484c:	f1ba 0f01 	cmp.w	sl, #1
 8004850:	f47f af6c 	bne.w	800472c <OledDisplay+0x4c>
    ssd1306GotoXy(&SSD1306D1, 0, 1);
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	4652      	mov	r2, sl
 8004858:	2100      	movs	r1, #0
 800485a:	4628      	mov	r0, r5
 800485c:	4798      	blx	r3
    chsnprintf(buff, BUFF_SIZE, "LED STATUS ");
 800485e:	4a3f      	ldr	r2, [pc, #252]	; (800495c <OledDisplay+0x27c>)
 8004860:	4834      	ldr	r0, [pc, #208]	; (8004934 <OledDisplay+0x254>)
 8004862:	2114      	movs	r1, #20
 8004864:	f7fe fcac 	bl	80031c0 <chsnprintf.constprop.0>
    ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_11x18, SSD1306_COLOR_WHITE);
 8004868:	6823      	ldr	r3, [r4, #0]
 800486a:	4932      	ldr	r1, [pc, #200]	; (8004934 <OledDisplay+0x254>)
 800486c:	4a32      	ldr	r2, [pc, #200]	; (8004938 <OledDisplay+0x258>)
 800486e:	f8d3 b018 	ldr.w	fp, [r3, #24]
 8004872:	4628      	mov	r0, r5
 8004874:	4653      	mov	r3, sl
 8004876:	47d8      	blx	fp
    ssd1306UpdateScreen(&SSD1306D1);
 8004878:	6823      	ldr	r3, [r4, #0]
 800487a:	4628      	mov	r0, r5
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4798      	blx	r3
    if (ledPeriod == 0) {
 8004880:	4b37      	ldr	r3, [pc, #220]	; (8004960 <OledDisplay+0x280>)
 8004882:	6819      	ldr	r1, [r3, #0]
 8004884:	2900      	cmp	r1, #0
 8004886:	d179      	bne.n	800497c <OledDisplay+0x29c>
      if (palReadLine(LED_RED_LINE) == PAL_HIGH) {
 8004888:	4b36      	ldr	r3, [pc, #216]	; (8004964 <OledDisplay+0x284>)
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8004890:	f000 80e0 	beq.w	8004a54 <OledDisplay+0x374>
        ssd1306GotoXy(&SSD1306D1, 0, 20);
 8004894:	6823      	ldr	r3, [r4, #0]
 8004896:	2214      	movs	r2, #20
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	4628      	mov	r0, r5
 800489c:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED RED ON     ");
 800489e:	4a32      	ldr	r2, [pc, #200]	; (8004968 <OledDisplay+0x288>)
        chsnprintf(buff, BUFF_SIZE, "LED RED OFF      ");
 80048a0:	4824      	ldr	r0, [pc, #144]	; (8004934 <OledDisplay+0x254>)
 80048a2:	2114      	movs	r1, #20
 80048a4:	f7fe fc8c 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80048a8:	6823      	ldr	r3, [r4, #0]
 80048aa:	4922      	ldr	r1, [pc, #136]	; (8004934 <OledDisplay+0x254>)
 80048ac:	4a24      	ldr	r2, [pc, #144]	; (8004940 <OledDisplay+0x260>)
 80048ae:	f8d3 b018 	ldr.w	fp, [r3, #24]
 80048b2:	4628      	mov	r0, r5
 80048b4:	4653      	mov	r3, sl
 80048b6:	47d8      	blx	fp
        ssd1306UpdateScreen(&SSD1306D1);
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	4628      	mov	r0, r5
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4798      	blx	r3
    if (palReadLine(LED_GREEN_LINE) == PAL_HIGH) {
 80048c0:	4b28      	ldr	r3, [pc, #160]	; (8004964 <OledDisplay+0x284>)
 80048c2:	6919      	ldr	r1, [r3, #16]
        ssd1306GotoXy(&SSD1306D1, 0, 35);
 80048c4:	6823      	ldr	r3, [r4, #0]
    if (palReadLine(LED_GREEN_LINE) == PAL_HIGH) {
 80048c6:	f411 7180 	ands.w	r1, r1, #256	; 0x100
 80048ca:	f000 80bd 	beq.w	8004a48 <OledDisplay+0x368>
        ssd1306GotoXy(&SSD1306D1, 0, 35);
 80048ce:	2223      	movs	r2, #35	; 0x23
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	2100      	movs	r1, #0
 80048d4:	4628      	mov	r0, r5
 80048d6:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED GREEN ON       ");
 80048d8:	4a24      	ldr	r2, [pc, #144]	; (800496c <OledDisplay+0x28c>)
      chsnprintf(buff, BUFF_SIZE, "LED GREEN OFF        ");
 80048da:	4816      	ldr	r0, [pc, #88]	; (8004934 <OledDisplay+0x254>)
 80048dc:	2114      	movs	r1, #20
 80048de:	f7fe fc6f 	bl	80031c0 <chsnprintf.constprop.0>
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80048e2:	6823      	ldr	r3, [r4, #0]
 80048e4:	4913      	ldr	r1, [pc, #76]	; (8004934 <OledDisplay+0x254>)
 80048e6:	4a16      	ldr	r2, [pc, #88]	; (8004940 <OledDisplay+0x260>)
 80048e8:	f8d3 a018 	ldr.w	sl, [r3, #24]
 80048ec:	4628      	mov	r0, r5
 80048ee:	2301      	movs	r3, #1
 80048f0:	47d0      	blx	sl
      ssd1306UpdateScreen(&SSD1306D1);
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	4628      	mov	r0, r5
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4798      	blx	r3
    if (palReadLine(LED_BLUE_LINE) == PAL_HIGH) {
 80048fa:	4b1a      	ldr	r3, [pc, #104]	; (8004964 <OledDisplay+0x284>)
 80048fc:	6919      	ldr	r1, [r3, #16]
      ssd1306GotoXy(&SSD1306D1, 0, 50);
 80048fe:	6823      	ldr	r3, [r4, #0]
    if (palReadLine(LED_BLUE_LINE) == PAL_HIGH) {
 8004900:	f411 7100 	ands.w	r1, r1, #512	; 0x200
 8004904:	f000 8096 	beq.w	8004a34 <OledDisplay+0x354>
      ssd1306GotoXy(&SSD1306D1, 0, 50);
 8004908:	4628      	mov	r0, r5
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	2232      	movs	r2, #50	; 0x32
 800490e:	2100      	movs	r1, #0
 8004910:	4798      	blx	r3
      chsnprintf(buff, BUFF_SIZE, "LED BLUE ON        ");
 8004912:	4a17      	ldr	r2, [pc, #92]	; (8004970 <OledDisplay+0x290>)
 8004914:	4807      	ldr	r0, [pc, #28]	; (8004934 <OledDisplay+0x254>)
 8004916:	2114      	movs	r1, #20
 8004918:	f7fe fc52 	bl	80031c0 <chsnprintf.constprop.0>
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 800491c:	e77c      	b.n	8004818 <OledDisplay+0x138>
 800491e:	bf00      	nop
 8004920:	20001218 	.word	0x20001218
 8004924:	200014f4 	.word	0x200014f4
 8004928:	20000dd8 	.word	0x20000dd8
 800492c:	08007d30 	.word	0x08007d30
 8004930:	08007e18 	.word	0x08007e18
 8004934:	200011f8 	.word	0x200011f8
 8004938:	08009770 	.word	0x08009770
 800493c:	08007e28 	.word	0x08007e28
 8004940:	08009778 	.word	0x08009778
 8004944:	20001214 	.word	0x20001214
 8004948:	08007e34 	.word	0x08007e34
 800494c:	200014fc 	.word	0x200014fc
 8004950:	08007e40 	.word	0x08007e40
 8004954:	20001458 	.word	0x20001458
 8004958:	08007e50 	.word	0x08007e50
 800495c:	08007d3c 	.word	0x08007d3c
 8004960:	200014f0 	.word	0x200014f0
 8004964:	40020800 	.word	0x40020800
 8004968:	08007d48 	.word	0x08007d48
 800496c:	08007d6c 	.word	0x08007d6c
 8004970:	08007d98 	.word	0x08007d98
 8004974:	200014f8 	.word	0x200014f8
 8004978:	20001210 	.word	0x20001210
      if ( red_led == 1) {
 800497c:	4b6a      	ldr	r3, [pc, #424]	; (8004b28 <OledDisplay+0x448>)
 800497e:	f8d3 a000 	ldr.w	sl, [r3]
 8004982:	f1ba 0f01 	cmp.w	sl, #1
 8004986:	d06d      	beq.n	8004a64 <OledDisplay+0x384>
      else if (green_led == 1) {
 8004988:	4b68      	ldr	r3, [pc, #416]	; (8004b2c <OledDisplay+0x44c>)
 800498a:	f8d3 a000 	ldr.w	sl, [r3]
 800498e:	f1ba 0f01 	cmp.w	sl, #1
 8004992:	f000 80a3 	beq.w	8004adc <OledDisplay+0x3fc>
      else if (blue_led == 1) {
 8004996:	4b66      	ldr	r3, [pc, #408]	; (8004b30 <OledDisplay+0x450>)
 8004998:	f8d3 a000 	ldr.w	sl, [r3]
 800499c:	f1ba 0f01 	cmp.w	sl, #1
 80049a0:	f47f af46 	bne.w	8004830 <OledDisplay+0x150>
        ssd1306GotoXy(&SSD1306D1, 0, 20);
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	2214      	movs	r2, #20
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	2100      	movs	r1, #0
 80049ac:	4628      	mov	r0, r5
 80049ae:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED RED OFF      ");
 80049b0:	4a60      	ldr	r2, [pc, #384]	; (8004b34 <OledDisplay+0x454>)
 80049b2:	4861      	ldr	r0, [pc, #388]	; (8004b38 <OledDisplay+0x458>)
 80049b4:	2114      	movs	r1, #20
 80049b6:	f7fe fc03 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80049ba:	6823      	ldr	r3, [r4, #0]
 80049bc:	4a5f      	ldr	r2, [pc, #380]	; (8004b3c <OledDisplay+0x45c>)
 80049be:	f8d3 b018 	ldr.w	fp, [r3, #24]
 80049c2:	495d      	ldr	r1, [pc, #372]	; (8004b38 <OledDisplay+0x458>)
 80049c4:	4653      	mov	r3, sl
 80049c6:	4628      	mov	r0, r5
 80049c8:	47d8      	blx	fp
        ssd1306UpdateScreen(&SSD1306D1);
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	4628      	mov	r0, r5
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4798      	blx	r3
        ssd1306GotoXy(&SSD1306D1, 0, 35);
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	2223      	movs	r2, #35	; 0x23
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	2100      	movs	r1, #0
 80049da:	4628      	mov	r0, r5
 80049dc:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED GREEN OFF       ");
 80049de:	4a58      	ldr	r2, [pc, #352]	; (8004b40 <OledDisplay+0x460>)
 80049e0:	4855      	ldr	r0, [pc, #340]	; (8004b38 <OledDisplay+0x458>)
 80049e2:	2114      	movs	r1, #20
 80049e4:	f7fe fbec 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	4a54      	ldr	r2, [pc, #336]	; (8004b3c <OledDisplay+0x45c>)
 80049ec:	4952      	ldr	r1, [pc, #328]	; (8004b38 <OledDisplay+0x458>)
 80049ee:	f8d3 b018 	ldr.w	fp, [r3, #24]
 80049f2:	4628      	mov	r0, r5
 80049f4:	4653      	mov	r3, sl
 80049f6:	47d8      	blx	fp
        ssd1306UpdateScreen(&SSD1306D1);
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	4628      	mov	r0, r5
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4798      	blx	r3
        ssd1306GotoXy(&SSD1306D1, 0, 50);
 8004a00:	6823      	ldr	r3, [r4, #0]
 8004a02:	2232      	movs	r2, #50	; 0x32
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	2100      	movs	r1, #0
 8004a08:	4628      	mov	r0, r5
 8004a0a:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED BLUE P: %i     ", ledPeriod);
 8004a0c:	4b4d      	ldr	r3, [pc, #308]	; (8004b44 <OledDisplay+0x464>)
 8004a0e:	4a4e      	ldr	r2, [pc, #312]	; (8004b48 <OledDisplay+0x468>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4849      	ldr	r0, [pc, #292]	; (8004b38 <OledDisplay+0x458>)
 8004a14:	2114      	movs	r1, #20
 8004a16:	f7fe fbd3 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004a1a:	6823      	ldr	r3, [r4, #0]
 8004a1c:	4a47      	ldr	r2, [pc, #284]	; (8004b3c <OledDisplay+0x45c>)
 8004a1e:	f8d3 b018 	ldr.w	fp, [r3, #24]
 8004a22:	4945      	ldr	r1, [pc, #276]	; (8004b38 <OledDisplay+0x458>)
 8004a24:	4653      	mov	r3, sl
 8004a26:	4628      	mov	r0, r5
 8004a28:	47d8      	blx	fp
        ssd1306UpdateScreen(&SSD1306D1);
 8004a2a:	6823      	ldr	r3, [r4, #0]
 8004a2c:	4628      	mov	r0, r5
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4798      	blx	r3
 8004a32:	e6fd      	b.n	8004830 <OledDisplay+0x150>
      ssd1306GotoXy(&SSD1306D1, 0, 50);
 8004a34:	4628      	mov	r0, r5
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	2232      	movs	r2, #50	; 0x32
 8004a3a:	4798      	blx	r3
      chsnprintf(buff, BUFF_SIZE, "LED BLUE OFF     ");
 8004a3c:	4a43      	ldr	r2, [pc, #268]	; (8004b4c <OledDisplay+0x46c>)
 8004a3e:	483e      	ldr	r0, [pc, #248]	; (8004b38 <OledDisplay+0x458>)
 8004a40:	2114      	movs	r1, #20
 8004a42:	f7fe fbbd 	bl	80031c0 <chsnprintf.constprop.0>
      ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004a46:	e6e7      	b.n	8004818 <OledDisplay+0x138>
      ssd1306GotoXy(&SSD1306D1, 0, 35);
 8004a48:	2223      	movs	r2, #35	; 0x23
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	4628      	mov	r0, r5
 8004a4e:	4798      	blx	r3
      chsnprintf(buff, BUFF_SIZE, "LED GREEN OFF        ");
 8004a50:	4a3f      	ldr	r2, [pc, #252]	; (8004b50 <OledDisplay+0x470>)
 8004a52:	e742      	b.n	80048da <OledDisplay+0x1fa>
        ssd1306GotoXy(&SSD1306D1, 0, 20);
 8004a54:	6822      	ldr	r2, [r4, #0]
 8004a56:	4619      	mov	r1, r3
 8004a58:	4628      	mov	r0, r5
 8004a5a:	6913      	ldr	r3, [r2, #16]
 8004a5c:	2214      	movs	r2, #20
 8004a5e:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED RED OFF      ");
 8004a60:	4a34      	ldr	r2, [pc, #208]	; (8004b34 <OledDisplay+0x454>)
 8004a62:	e71d      	b.n	80048a0 <OledDisplay+0x1c0>
        ssd1306GotoXy(&SSD1306D1, 0, 20);
 8004a64:	6823      	ldr	r3, [r4, #0]
 8004a66:	2214      	movs	r2, #20
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED RED P: %i      ", ledPeriod);
 8004a70:	4b34      	ldr	r3, [pc, #208]	; (8004b44 <OledDisplay+0x464>)
 8004a72:	4a38      	ldr	r2, [pc, #224]	; (8004b54 <OledDisplay+0x474>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4830      	ldr	r0, [pc, #192]	; (8004b38 <OledDisplay+0x458>)
 8004a78:	2114      	movs	r1, #20
 8004a7a:	f7fe fba1 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	4a2e      	ldr	r2, [pc, #184]	; (8004b3c <OledDisplay+0x45c>)
 8004a82:	492d      	ldr	r1, [pc, #180]	; (8004b38 <OledDisplay+0x458>)
 8004a84:	f8d3 b018 	ldr.w	fp, [r3, #24]
 8004a88:	4628      	mov	r0, r5
 8004a8a:	4653      	mov	r3, sl
 8004a8c:	47d8      	blx	fp
        ssd1306UpdateScreen(&SSD1306D1);
 8004a8e:	6823      	ldr	r3, [r4, #0]
 8004a90:	4628      	mov	r0, r5
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4798      	blx	r3
        ssd1306GotoXy(&SSD1306D1, 0, 35);
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	2223      	movs	r2, #35	; 0x23
 8004a9a:	2100      	movs	r1, #0
 8004a9c:	4628      	mov	r0, r5
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED GREEN OFF       ");
 8004aa2:	4a27      	ldr	r2, [pc, #156]	; (8004b40 <OledDisplay+0x460>)
 8004aa4:	4824      	ldr	r0, [pc, #144]	; (8004b38 <OledDisplay+0x458>)
 8004aa6:	2114      	movs	r1, #20
 8004aa8:	f7fe fb8a 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004aac:	6823      	ldr	r3, [r4, #0]
 8004aae:	4a23      	ldr	r2, [pc, #140]	; (8004b3c <OledDisplay+0x45c>)
 8004ab0:	f8d3 b018 	ldr.w	fp, [r3, #24]
 8004ab4:	4920      	ldr	r1, [pc, #128]	; (8004b38 <OledDisplay+0x458>)
 8004ab6:	4653      	mov	r3, sl
 8004ab8:	4628      	mov	r0, r5
 8004aba:	47d8      	blx	fp
        ssd1306UpdateScreen(&SSD1306D1);
 8004abc:	6823      	ldr	r3, [r4, #0]
 8004abe:	4628      	mov	r0, r5
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4798      	blx	r3
        ssd1306GotoXy(&SSD1306D1, 0, 50);
 8004ac4:	6823      	ldr	r3, [r4, #0]
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	2232      	movs	r2, #50	; 0x32
 8004acc:	2100      	movs	r1, #0
 8004ace:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED BLUE OFF     ");
 8004ad0:	4a1e      	ldr	r2, [pc, #120]	; (8004b4c <OledDisplay+0x46c>)
 8004ad2:	4819      	ldr	r0, [pc, #100]	; (8004b38 <OledDisplay+0x458>)
 8004ad4:	2114      	movs	r1, #20
 8004ad6:	f7fe fb73 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004ada:	e79e      	b.n	8004a1a <OledDisplay+0x33a>
        ssd1306GotoXy(&SSD1306D1, 0, 20);
 8004adc:	6823      	ldr	r3, [r4, #0]
 8004ade:	4628      	mov	r0, r5
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	2214      	movs	r2, #20
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED RED OFF      ");
 8004ae8:	4a12      	ldr	r2, [pc, #72]	; (8004b34 <OledDisplay+0x454>)
 8004aea:	4813      	ldr	r0, [pc, #76]	; (8004b38 <OledDisplay+0x458>)
 8004aec:	2114      	movs	r1, #20
 8004aee:	f7fe fb67 	bl	80031c0 <chsnprintf.constprop.0>
        ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	4a11      	ldr	r2, [pc, #68]	; (8004b3c <OledDisplay+0x45c>)
 8004af6:	f8d3 b018 	ldr.w	fp, [r3, #24]
 8004afa:	490f      	ldr	r1, [pc, #60]	; (8004b38 <OledDisplay+0x458>)
 8004afc:	4653      	mov	r3, sl
 8004afe:	4628      	mov	r0, r5
 8004b00:	47d8      	blx	fp
        ssd1306UpdateScreen(&SSD1306D1);
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	4628      	mov	r0, r5
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4798      	blx	r3
        ssd1306GotoXy(&SSD1306D1, 0, 35);
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	2223      	movs	r2, #35	; 0x23
 8004b12:	2100      	movs	r1, #0
 8004b14:	4798      	blx	r3
        chsnprintf(buff, BUFF_SIZE, "LED GREEN P: %i        ", ledPeriod);
 8004b16:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <OledDisplay+0x464>)
 8004b18:	4a0f      	ldr	r2, [pc, #60]	; (8004b58 <OledDisplay+0x478>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4806      	ldr	r0, [pc, #24]	; (8004b38 <OledDisplay+0x458>)
 8004b1e:	2114      	movs	r1, #20
 8004b20:	f7fe fb4e 	bl	80031c0 <chsnprintf.constprop.0>
 8004b24:	e7c2      	b.n	8004aac <OledDisplay+0x3cc>
 8004b26:	bf00      	nop
 8004b28:	20001504 	.word	0x20001504
 8004b2c:	200014e4 	.word	0x200014e4
 8004b30:	200011f0 	.word	0x200011f0
 8004b34:	08007d58 	.word	0x08007d58
 8004b38:	200011f8 	.word	0x200011f8
 8004b3c:	08009778 	.word	0x08009778
 8004b40:	08007dd4 	.word	0x08007dd4
 8004b44:	200014f0 	.word	0x200014f0
 8004b48:	08007e04 	.word	0x08007e04
 8004b4c:	08007dac 	.word	0x08007dac
 8004b50:	08007d80 	.word	0x08007d80
 8004b54:	08007dc0 	.word	0x08007dc0
 8004b58:	08007dec 	.word	0x08007dec
 8004b5c:	00000000 	.word	0x00000000

08004b60 <chThdExit>:
void chThdExit(msg_t msg) {
 8004b60:	b510      	push	{r4, lr}
 8004b62:	2320      	movs	r3, #32
 8004b64:	4604      	mov	r4, r0
 8004b66:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8004b6a:	f7fe fce1 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8004b6e:	f7fe fd27 	bl	80035c0 <_dbg_check_lock>
  chThdExitS(msg);
 8004b72:	4620      	mov	r0, r4
}
 8004b74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chThdExitS(msg);
 8004b78:	f7fe ba52 	b.w	8003020 <chThdExitS>
 8004b7c:	0000      	movs	r0, r0
	...

08004b80 <chThdRelease>:
void chThdRelease(thread_t *tp) {
 8004b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b82:	4604      	mov	r4, r0
 8004b84:	2520      	movs	r5, #32
 8004b86:	f385 8811 	msr	BASEPRI, r5
  _stats_start_measure_crit_thd();
 8004b8a:	f7fe fcd1 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8004b8e:	f7fe fd17 	bl	80035c0 <_dbg_check_lock>
  tp->refs--;
 8004b92:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8004b96:	3b01      	subs	r3, #1
 8004b98:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
  if ((tp->refs == (trefs_t)0) && (tp->state == CH_STATE_FINAL)) {
 8004b9c:	6a23      	ldr	r3, [r4, #32]
 8004b9e:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8004ba2:	2b0f      	cmp	r3, #15
 8004ba4:	d007      	beq.n	8004bb6 <chThdRelease+0x36>
  _dbg_check_unlock();
 8004ba6:	f7fe fcfb 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8004baa:	f7fe fcb9 	bl	8003520 <_stats_stop_measure_crit_thd>
 8004bae:	2300      	movs	r3, #0
 8004bb0:	f383 8811 	msr	BASEPRI, r3
}
 8004bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    REG_REMOVE(tp);
 8004bb6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8004bba:	611a      	str	r2, [r3, #16]
 8004bbc:	6922      	ldr	r2, [r4, #16]
 8004bbe:	6153      	str	r3, [r2, #20]
  _dbg_check_unlock();
 8004bc0:	f7fe fcee 	bl	80035a0 <_dbg_check_unlock>
 8004bc4:	2600      	movs	r6, #0
  _stats_stop_measure_crit_thd();
 8004bc6:	f7fe fcab 	bl	8003520 <_stats_stop_measure_crit_thd>
 8004bca:	f386 8811 	msr	BASEPRI, r6
    switch (tp->flags & CH_FLAG_MODE_MASK) {
 8004bce:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8004bd2:	f003 0303 	and.w	r3, r3, #3
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d015      	beq.n	8004c06 <chThdRelease+0x86>
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d1ea      	bne.n	8004bb4 <chThdRelease+0x34>
      chPoolFree(tp->mpool, chThdGetWorkingAreaX(tp));
 8004bde:	6c27      	ldr	r7, [r4, #64]	; 0x40
 8004be0:	69e4      	ldr	r4, [r4, #28]
 8004be2:	f385 8811 	msr	BASEPRI, r5
  _stats_start_measure_crit_thd();
 8004be6:	f7fe fca3 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8004bea:	f7fe fce9 	bl	80035c0 <_dbg_check_lock>
 * @iclass
 */
void chPoolFreeI(memory_pool_t *mp, void *objp) {
  struct pool_header *php = objp;

  chDbgCheckClassI();
 8004bee:	f7fd fd87 	bl	8002700 <chDbgCheckClassI>
  chDbgCheck((mp != NULL) &&
             (objp != NULL) &&
             MEM_IS_ALIGNED(objp, mp->align));

  php->next = mp->next;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	6023      	str	r3, [r4, #0]
  mp->next = php;
 8004bf6:	603c      	str	r4, [r7, #0]
  _dbg_check_unlock();
 8004bf8:	f7fe fcd2 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8004bfc:	f7fe fc90 	bl	8003520 <_stats_stop_measure_crit_thd>
 8004c00:	f386 8811 	msr	BASEPRI, r6
}
 8004c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      chHeapFree(chThdGetWorkingAreaX(tp));
 8004c06:	69e5      	ldr	r5, [r4, #28]
  heapp = H_HEAP(hp);
 8004c08:	e955 4302 	ldrd	r4, r3, [r5, #-8]
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 8004c0c:	3307      	adds	r3, #7
                               CH_HEAP_ALIGNMENT) / CH_HEAP_ALIGNMENT;
 8004c0e:	08db      	lsrs	r3, r3, #3
  H_LOCK(heapp);
 8004c10:	f104 060c 	add.w	r6, r4, #12
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 8004c14:	f845 3c04 	str.w	r3, [r5, #-4]
  qp = &heapp->header;
 8004c18:	3404      	adds	r4, #4
  H_LOCK(heapp);
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	f7ff f900 	bl	8003e20 <chMtxLock>
  hp = (heap_header_t *)p - 1U;
 8004c20:	f1a5 0108 	sub.w	r1, r5, #8
  qp = &heapp->header;
 8004c24:	4623      	mov	r3, r4
    if (((qp == &heapp->header) || (hp > qp)) &&
 8004c26:	429c      	cmp	r4, r3
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 8004c28:	681a      	ldr	r2, [r3, #0]
    if (((qp == &heapp->header) || (hp > qp)) &&
 8004c2a:	d001      	beq.n	8004c30 <chThdRelease+0xb0>
 8004c2c:	4299      	cmp	r1, r3
 8004c2e:	d902      	bls.n	8004c36 <chThdRelease+0xb6>
 8004c30:	b11a      	cbz	r2, 8004c3a <chThdRelease+0xba>
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 8004c32:	4291      	cmp	r1, r2
 8004c34:	d301      	bcc.n	8004c3a <chThdRelease+0xba>
    qp = H_NEXT(qp);
 8004c36:	4613      	mov	r3, r2
 8004c38:	e7f5      	b.n	8004c26 <chThdRelease+0xa6>
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 8004c3a:	f855 4c04 	ldr.w	r4, [r5, #-4]
      H_NEXT(hp) = H_NEXT(qp);
 8004c3e:	f845 2c08 	str.w	r2, [r5, #-8]
      H_NEXT(qp) = hp;
 8004c42:	6019      	str	r1, [r3, #0]
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 8004c44:	f855 0c08 	ldr.w	r0, [r5, #-8]
 8004c48:	1c62      	adds	r2, r4, #1
 8004c4a:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 8004c4e:	42a0      	cmp	r0, r4
 8004c50:	d011      	beq.n	8004c76 <chThdRelease+0xf6>
      if ((H_LIMIT(qp) == hp)) {
 8004c52:	6858      	ldr	r0, [r3, #4]
 8004c54:	1c42      	adds	r2, r0, #1
 8004c56:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8004c5a:	4291      	cmp	r1, r2
 8004c5c:	d004      	beq.n	8004c68 <chThdRelease+0xe8>
  H_UNLOCK(heapp);
 8004c5e:	4630      	mov	r0, r6
}
 8004c60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004c64:	f7ff b894 	b.w	8003d90 <chMtxUnlock>
        H_NEXT(qp) = H_NEXT(hp);
 8004c68:	e955 1202 	ldrd	r1, r2, [r5, #-8]
        H_PAGES(qp) += H_PAGES(hp) + 1U;
 8004c6c:	3201      	adds	r2, #1
 8004c6e:	4410      	add	r0, r2
        H_NEXT(qp) = H_NEXT(hp);
 8004c70:	6019      	str	r1, [r3, #0]
        H_PAGES(qp) += H_PAGES(hp) + 1U;
 8004c72:	6058      	str	r0, [r3, #4]
        H_NEXT(qp) = H_NEXT(hp);
 8004c74:	e7f3      	b.n	8004c5e <chThdRelease+0xde>
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 8004c76:	e9d0 0400 	ldrd	r0, r4, [r0]
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
 8004c7a:	4422      	add	r2, r4
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 8004c7c:	f845 0c08 	str.w	r0, [r5, #-8]
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
 8004c80:	f845 2c04 	str.w	r2, [r5, #-4]
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 8004c84:	e7e5      	b.n	8004c52 <chThdRelease+0xd2>
 8004c86:	bf00      	nop
	...

08004c90 <main>:

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).
     Note, GPIOs are not reset because initialized before this point in
     board files.*/
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8004c90:	4b24      	ldr	r3, [pc, #144]	; (8004d24 <main+0x94>)
  PWR->CR |= PWR_CR_DBP;
 8004c92:	4825      	ldr	r0, [pc, #148]	; (8004d28 <main+0x98>)
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8004c94:	691a      	ldr	r2, [r3, #16]
 8004c96:	f062 021f 	orn	r2, r2, #31
    (BaseSequentialStream*)&SD2,
    commands
};

//Application entry point.
int main(void) {
 8004c9a:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004c9e:	611a      	str	r2, [r3, #16]
 8004ca0:	691a      	ldr	r2, [r3, #16]
 8004ca2:	f002 021f 	and.w	r2, r2, #31
 8004ca6:	611a      	str	r2, [r3, #16]
#if !defined(STM32F410xx)
  rccResetAHB2(~0);
 8004ca8:	f04f 34ff 	mov.w	r4, #4294967295
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8004cac:	691a      	ldr	r2, [r3, #16]
  rccResetAHB2(~0);
 8004cae:	695a      	ldr	r2, [r3, #20]
 8004cb0:	615c      	str	r4, [r3, #20]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	6959      	ldr	r1, [r3, #20]
 8004cb6:	615a      	str	r2, [r3, #20]
 8004cb8:	6959      	ldr	r1, [r3, #20]
#endif
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 8004cba:	6a19      	ldr	r1, [r3, #32]
 8004cbc:	f061 5180 	orn	r1, r1, #268435456	; 0x10000000
 8004cc0:	6219      	str	r1, [r3, #32]
 8004cc2:	6a19      	ldr	r1, [r3, #32]
 8004cc4:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8004cc8:	6219      	str	r1, [r3, #32]
 8004cca:	6a19      	ldr	r1, [r3, #32]
  rccResetAPB2(~0);
 8004ccc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004cce:	625c      	str	r4, [r3, #36]	; 0x24
 8004cd0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004cd2:	625a      	str	r2, [r3, #36]	; 0x24
 8004cd4:	6a59      	ldr	r1, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(true);
 8004cd6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004cd8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004cdc:	6419      	str	r1, [r3, #64]	; 0x40
 8004cde:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004ce0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004ce4:	6619      	str	r1, [r3, #96]	; 0x60
 8004ce6:	6e19      	ldr	r1, [r3, #96]	; 0x60
  PWR->CR |= PWR_CR_DBP;
 8004ce8:	6801      	ldr	r1, [r0, #0]
 8004cea:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004cee:	6001      	str	r1, [r0, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8004cf0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004cf2:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8004cf6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004cfa:	b089      	sub	sp, #36	; 0x24
 8004cfc:	d003      	beq.n	8004d06 <main+0x76>
    RCC->BDCR = RCC_BDCR_BDRST;
 8004cfe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8004d02:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8004d04:	671a      	str	r2, [r3, #112]	; 0x70
  PWR->CSR &= ~PWR_CSR_BRE;
 8004d06:	4c08      	ldr	r4, [pc, #32]	; (8004d28 <main+0x98>)
  dma.allocated_mask = 0U;
 8004d08:	4808      	ldr	r0, [pc, #32]	; (8004d2c <main+0x9c>)
 8004d0a:	6861      	ldr	r1, [r4, #4]
 8004d0c:	4a08      	ldr	r2, [pc, #32]	; (8004d30 <main+0xa0>)
 8004d0e:	4d09      	ldr	r5, [pc, #36]	; (8004d34 <main+0xa4>)
 8004d10:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8004d14:	2300      	movs	r3, #0
 8004d16:	6061      	str	r1, [r4, #4]
 8004d18:	4601      	mov	r1, r0
 8004d1a:	6003      	str	r3, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004d1c:	f102 00c0 	add.w	r0, r2, #192	; 0xc0
 8004d20:	e00c      	b.n	8004d3c <main+0xac>
 8004d22:	bf00      	nop
 8004d24:	40023800 	.word	0x40023800
 8004d28:	40007000 	.word	0x40007000
 8004d2c:	20001460 	.word	0x20001460
 8004d30:	08009538 	.word	0x08009538
 8004d34:	40026010 	.word	0x40026010
 8004d38:	f852 5c0c 	ldr.w	r5, [r2, #-12]
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004d3c:	602b      	str	r3, [r5, #0]
    dma.streams[i].func = NULL;
 8004d3e:	320c      	adds	r2, #12
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004d40:	4282      	cmp	r2, r0
    dma.streams[i].func = NULL;
 8004d42:	604b      	str	r3, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004d44:	f101 0108 	add.w	r1, r1, #8
 8004d48:	d1f6      	bne.n	8004d38 <main+0xa8>
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004d4a:	4add      	ldr	r2, [pc, #884]	; (80050c0 <main+0x430>)
  adcp->state    = ADC_STOP;
 8004d4c:	4fdd      	ldr	r7, [pc, #884]	; (80050c4 <main+0x434>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004d4e:	f8df 83b0 	ldr.w	r8, [pc, #944]	; 8005100 <main+0x470>
  DMA2->LIFCR = 0xFFFFFFFFU;
 8004d52:	48dd      	ldr	r0, [pc, #884]	; (80050c8 <main+0x438>)
  adcp->config   = NULL;
 8004d54:	607b      	str	r3, [r7, #4]
 8004d56:	2560      	movs	r5, #96	; 0x60
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004d58:	f04f 36ff 	mov.w	r6, #4294967295
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004d5c:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8004d60:	f8c8 6008 	str.w	r6, [r8, #8]
  adcp->samples  = NULL;
 8004d64:	60bb      	str	r3, [r7, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8004d66:	f8c8 600c 	str.w	r6, [r8, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8004d6a:	6086      	str	r6, [r0, #8]
 8004d6c:	f04f 0880 	mov.w	r8, #128	; 0x80
  adcp->depth    = 0;
 8004d70:	60fb      	str	r3, [r7, #12]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8004d72:	60c6      	str	r6, [r0, #12]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004d74:	f882 5306 	strb.w	r5, [r2, #774]	; 0x306
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004d78:	f44f 7080 	mov.w	r0, #256	; 0x100
  adcp->grpp     = NULL;
 8004d7c:	613b      	str	r3, [r7, #16]
 8004d7e:	f8c2 c180 	str.w	ip, [r2, #384]	; 0x180
  adcp->thread   = NULL;
 8004d82:	617b      	str	r3, [r7, #20]
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004d84:	f8c2 c000 	str.w	ip, [r2]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004d88:	f44f 7c00 	mov.w	ip, #512	; 0x200
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004d8c:	f882 5307 	strb.w	r5, [r2, #775]	; 0x307
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004d90:	f8c2 8180 	str.w	r8, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004d94:	f8c2 8000 	str.w	r8, [r2]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004d98:	f882 5308 	strb.w	r5, [r2, #776]	; 0x308
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004d9c:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004da0:	6010      	str	r0, [r2, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004da2:	f882 5309 	strb.w	r5, [r2, #777]	; 0x309
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004da6:	f8c2 c180 	str.w	ip, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004daa:	f8c2 c000 	str.w	ip, [r2]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004dae:	f44f 6c80 	mov.w	ip, #1024	; 0x400
#if !defined(SERIAL_ADVANCED_BUFFERING_SUPPORT) ||                          \
    (SERIAL_ADVANCED_BUFFERING_SUPPORT == FALSE) ||                         \
    defined(__DOXYGEN__)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {

  sdp->vmt = &vmt;
 8004db2:	4cc6      	ldr	r4, [pc, #792]	; (80050cc <main+0x43c>)
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004db4:	f882 530a 	strb.w	r5, [r2, #778]	; 0x30a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004db8:	f8c2 c180 	str.w	ip, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004dbc:	f8c2 c000 	str.w	ip, [r2]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004dc0:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004dc4:	f882 5317 	strb.w	r5, [r2, #791]	; 0x317
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004dc8:	f8c2 c180 	str.w	ip, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004dcc:	f8c2 c000 	str.w	ip, [r2]
  tqp->next = (thread_t *)tqp;
 8004dd0:	f107 0c18 	add.w	ip, r7, #24
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004dd4:	f882 5328 	strb.w	r5, [r2, #808]	; 0x328
 8004dd8:	46a1      	mov	r9, r4
 8004dda:	f8c7 c018 	str.w	ip, [r7, #24]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004dde:	f8c2 0184 	str.w	r0, [r2, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004de2:	6050      	str	r0, [r2, #4]
  adcp->state    = ADC_STOP;
 8004de4:	2001      	movs	r0, #1
 8004de6:	f8df e31c 	ldr.w	lr, [pc, #796]	; 8005104 <main+0x474>
 8004dea:	7038      	strb	r0, [r7, #0]
  tqp->prev = (thread_t *)tqp;
 8004dec:	f8c7 c01c 	str.w	ip, [r7, #28]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004df0:	f44f 2c80 	mov.w	ip, #262144	; 0x40000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004df4:	f882 5312 	strb.w	r5, [r2, #786]	; 0x312
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004df8:	f8c2 c180 	str.w	ip, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004dfc:	f8c2 c000 	str.w	ip, [r2]
 8004e00:	f849 eb04 	str.w	lr, [r9], #4
  i2cp->state  = I2C_STOP;
 8004e04:	49b2      	ldr	r1, [pc, #712]	; (80050d0 <main+0x440>)
  ADCD1.adc     = ADC1;
 8004e06:	4db3      	ldr	r5, [pc, #716]	; (80050d4 <main+0x444>)
  esp->next = (event_listener_t *)esp;
 8004e08:	f8c4 9004 	str.w	r9, [r4, #4]
  I2CD1.i2c    = I2C1;
 8004e0c:	f8df 92f8 	ldr.w	r9, [pc, #760]	; 8005108 <main+0x478>
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 8004e10:	f8df e2f8 	ldr.w	lr, [pc, #760]	; 800510c <main+0x47c>
 8004e14:	f8c1 9034 	str.w	r9, [r1, #52]	; 0x34
  tqp->next = (thread_t *)tqp;
 8004e18:	f101 090c 	add.w	r9, r1, #12
 *
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
 8004e1c:	f8df c2f0 	ldr.w	ip, [pc, #752]	; 8005110 <main+0x480>
 8004e20:	7008      	strb	r0, [r1, #0]
  tqp->prev = (thread_t *)tqp;
 8004e22:	e9c1 9903 	strd	r9, r9, [r1, #12]
 8004e26:	e9c7 530a 	strd	r5, r3, [r7, #40]	; 0x28
  I2CD1.dmatx  = NULL;
 8004e2a:	e9c1 330b 	strd	r3, r3, [r1, #44]	; 0x2c
  ADCD1.dmamode = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |
 8004e2e:	4daa      	ldr	r5, [pc, #680]	; (80050d8 <main+0x448>)
  i2cp->config = NULL;
 8004e30:	604b      	str	r3, [r1, #4]
  mp->owner = NULL;
 8004e32:	614b      	str	r3, [r1, #20]
  I2CD1.thread = NULL;
 8004e34:	61cb      	str	r3, [r1, #28]
#endif

#if STM32_ICU_USE_TIM4
  /* Driver initialization.*/
  icuObjectInit(&ICUD4);
  ICUD4.tim = STM32_TIM4;
 8004e36:	49a9      	ldr	r1, [pc, #676]	; (80050dc <main+0x44c>)
 8004e38:	f88e 0000 	strb.w	r0, [lr]
 8004e3c:	f8ce 100c 	str.w	r1, [lr, #12]
 8004e40:	633d      	str	r5, [r7, #48]	; 0x30
  icup->config = NULL;
 8004e42:	f8ce 3004 	str.w	r3, [lr, #4]
 8004e46:	4da6      	ldr	r5, [pc, #664]	; (80050e0 <main+0x450>)
  PWMD3.tim = STM32_TIM3;
 8004e48:	f8df e2c8 	ldr.w	lr, [pc, #712]	; 8005114 <main+0x484>
 8004e4c:	f8cc e018 	str.w	lr, [ip, #24]
  PWMD5.tim = STM32_TIM5;
 8004e50:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  PWMD3.channels = STM32_TIM3_CHANNELS;
 8004e54:	f04f 0e04 	mov.w	lr, #4
  tqp->next = (thread_t *)tqp;
 8004e58:	f104 090c 	add.w	r9, r4, #12
 8004e5c:	f88c 0000 	strb.w	r0, [ip]
  PWMD5.tim = STM32_TIM5;
 8004e60:	61a9      	str	r1, [r5, #24]
  pwmp->config   = NULL;
 8004e62:	f8cc 3004 	str.w	r3, [ip, #4]

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8004e66:	f501 310b 	add.w	r1, r1, #142336	; 0x22c00
  pwmp->enabled  = 0;
 8004e6a:	f8cc 300c 	str.w	r3, [ip, #12]
  PWMD3.channels = STM32_TIM3_CHANNELS;
 8004e6e:	f88c e010 	strb.w	lr, [ip, #16]
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {

  osalThreadQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 8004e72:	f04f 0c10 	mov.w	ip, #16
  pwmp->state    = PWM_STOP;
 8004e76:	7028      	strb	r0, [r5, #0]
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8004e78:	7220      	strb	r0, [r4, #8]
  pwmp->config   = NULL;
 8004e7a:	606b      	str	r3, [r5, #4]
  pwmp->enabled  = 0;
 8004e7c:	60eb      	str	r3, [r5, #12]
  PWMD5.channels = STM32_TIM5_CHANNELS;
 8004e7e:	f885 e010 	strb.w	lr, [r5, #16]
 8004e82:	623b      	str	r3, [r7, #32]
 8004e84:	f8c4 900c 	str.w	r9, [r4, #12]
  iqp->q_counter = 0;
 8004e88:	6163      	str	r3, [r4, #20]
  oqp->q_counter = size;
 8004e8a:	f8c4 c038 	str.w	ip, [r4, #56]	; 0x38
 8004e8e:	6c0d      	ldr	r5, [r1, #64]	; 0x40
  tqp->prev = (thread_t *)tqp;
 8004e90:	f8c4 9010 	str.w	r9, [r4, #16]
 8004e94:	4305      	orrs	r5, r0
 8004e96:	640d      	str	r5, [r1, #64]	; 0x40
 8004e98:	6e0d      	ldr	r5, [r1, #96]	; 0x60

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8004e9a:	f8df a27c 	ldr.w	sl, [pc, #636]	; 8005118 <main+0x488>
  iqp->q_notify  = infy;
 8004e9e:	62a3      	str	r3, [r4, #40]	; 0x28
  ST_ENABLE_CLOCK();
 8004ea0:	4305      	orrs	r5, r0
 8004ea2:	660d      	str	r5, [r1, #96]	; 0x60
 8004ea4:	6e09      	ldr	r1, [r1, #96]	; 0x60
  ST_ENABLE_STOP();
 8004ea6:	f8da 1008 	ldr.w	r1, [sl, #8]
  iqp->q_link    = link;
 8004eaa:	62e4      	str	r4, [r4, #44]	; 0x2c
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 8004eac:	f104 0b74 	add.w	fp, r4, #116	; 0x74
 8004eb0:	f8c4 b040 	str.w	fp, [r4, #64]	; 0x40
  oqp->q_notify  = onfy;
 8004eb4:	f8df b264 	ldr.w	fp, [pc, #612]	; 800511c <main+0x48c>
 8004eb8:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
 8004ebc:	4301      	orrs	r1, r0
  SD1.usart = USART1;
#endif

#if STM32_SERIAL_USE_USART2
  sdObjectInit(&SD2, NULL, notify2);
  SD2.usart = USART2;
 8004ebe:	f8df b260 	ldr.w	fp, [pc, #608]	; 8005120 <main+0x490>
 8004ec2:	f8c4 b074 	str.w	fp, [r4, #116]	; 0x74
  oqp->q_link    = link;
 8004ec6:	6524      	str	r4, [r4, #80]	; 0x50
 8004ec8:	f8ca 1008 	str.w	r1, [sl, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004ecc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004ed0:	f242 0acf 	movw	sl, #8399	; 0x20cf
 8004ed4:	f8c1 a028 	str.w	sl, [r1, #40]	; 0x28
  iqp->q_buffer  = bp;
 8004ed8:	f104 0a54 	add.w	sl, r4, #84	; 0x54
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8004edc:	62ce      	str	r6, [r1, #44]	; 0x2c
 8004ede:	f8c4 a018 	str.w	sl, [r4, #24]
  STM32_ST_TIM->CCMR1  = 0;
 8004ee2:	618b      	str	r3, [r1, #24]
  iqp->q_rdptr   = bp;
 8004ee4:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
  STM32_ST_TIM->CCR[0] = 0;
 8004ee8:	634b      	str	r3, [r1, #52]	; 0x34
  iqp->q_wrptr   = bp;
 8004eea:	f8c4 a020 	str.w	sl, [r4, #32]
  iqp->q_top     = bp + size;
 8004eee:	f104 0a64 	add.w	sl, r4, #100	; 0x64
  tqp->next = (thread_t *)tqp;
 8004ef2:	f8df c230 	ldr.w	ip, [pc, #560]	; 8005124 <main+0x494>
 8004ef6:	f8df 9230 	ldr.w	r9, [pc, #560]	; 8005128 <main+0x498>
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8004efa:	60cb      	str	r3, [r1, #12]
 8004efc:	f8c4 a01c 	str.w	sl, [r4, #28]
  STM32_ST_TIM->CR2    = 0;
 8004f00:	604b      	str	r3, [r1, #4]
  oqp->q_buffer  = bp;
 8004f02:	f8c4 a03c 	str.w	sl, [r4, #60]	; 0x3c
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8004f06:	6148      	str	r0, [r1, #20]
  oqp->q_wrptr   = bp;
 8004f08:	e9c4 aa11 	strd	sl, sl, [r4, #68]	; 0x44
 8004f0c:	f104 0a30 	add.w	sl, r4, #48	; 0x30
  tqp->prev = (thread_t *)tqp;
 8004f10:	e9c4 aa0c 	strd	sl, sl, [r4, #48]	; 0x30
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8004f14:	6008      	str	r0, [r1, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004f16:	f882 831c 	strb.w	r8, [r2, #796]	; 0x31c
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004f1a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
  mp->object_size = size;
 8004f1e:	f04f 0814 	mov.w	r8, #20
 8004f22:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004f26:	4d6f      	ldr	r5, [pc, #444]	; (80050e4 <main+0x454>)
 8004f28:	f8c9 9004 	str.w	r9, [r9, #4]
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004f2c:	6010      	str	r0, [r2, #0]
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void dyn_list_init(dyn_list_t *dlp) {

  dlp->next = (dyn_element_t *)dlp;
 8004f2e:	f10c 0024 	add.w	r0, ip, #36	; 0x24
 8004f32:	f8cc 8018 	str.w	r8, [ip, #24]
 8004f36:	f04f 081c 	mov.w	r8, #28
 8004f3a:	f8cc 0024 	str.w	r0, [ip, #36]	; 0x24
  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
 8004f3e:	eb09 0008 	add.w	r0, r9, r8
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
 8004f42:	e9c9 0007 	strd	r0, r0, [r9, #28]
  ch_memcore.basemem = __heap_base__;
 8004f46:	4968      	ldr	r1, [pc, #416]	; (80050e8 <main+0x458>)
  ch_memcore.topmem  = __heap_end__;
 8004f48:	4868      	ldr	r0, [pc, #416]	; (80050ec <main+0x45c>)
 8004f4a:	f8cc 8030 	str.w	r8, [ip, #48]	; 0x30
  tqp->next = (thread_t *)tqp;
 8004f4e:	f105 020c 	add.w	r2, r5, #12
  ch_memcore.basemem = __heap_base__;
 8004f52:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 800512c <main+0x49c>
 8004f56:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 8005130 <main+0x4a0>
 8004f5a:	f8c9 9000 	str.w	r9, [r9]
  tqp->prev = (thread_t *)tqp;
 8004f5e:	e9c5 2203 	strd	r2, r2, [r5, #12]
 8004f62:	f10c 0228 	add.w	r2, ip, #40	; 0x28
  ch_memcore.topmem  = __heap_end__;
 8004f66:	e9c1 8000 	strd	r8, r0, [r1]
 8004f6a:	f8cc 2028 	str.w	r2, [ip, #40]	; 0x28
  tmp->cumulative = (rttime_t)0;
 8004f6e:	2000      	movs	r0, #0
  mp->provider = provider;
 8004f70:	4a5f      	ldr	r2, [pc, #380]	; (80050f0 <main+0x460>)
  ch.rlist.prio = NOPRIO;
 8004f72:	f8c9 3008 	str.w	r3, [r9, #8]
 8004f76:	2100      	movs	r1, #0
 8004f78:	f10c 0b10 	add.w	fp, ip, #16
  ch.vtlist.lasttime = (systime_t)0;
 8004f7c:	e9c9 6309 	strd	r6, r3, [r9, #36]	; 0x24
  ch.rlist.older = (thread_t *)&ch.rlist;
 8004f80:	e9c9 9904 	strd	r9, r9, [r9, #16]
  H_PAGES(&default_heap.header) = 0;
 8004f84:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8004f88:	e9cc cc00 	strd	ip, ip, [ip]
 8004f8c:	616b      	str	r3, [r5, #20]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004f8e:	f8c5 a000 	str.w	sl, [r5]
 8004f92:	f8cc 3008 	str.w	r3, [ip, #8]
  mp->next = NULL;
 8004f96:	f8cc 3014 	str.w	r3, [ip, #20]
  mp->align = align;
 8004f9a:	f8cc e01c 	str.w	lr, [ip, #28]
  mp->next = NULL;
 8004f9e:	f8cc 302c 	str.w	r3, [ip, #44]	; 0x2c
 8004fa2:	f8cc b010 	str.w	fp, [ip, #16]
  mp->provider = provider;
 8004fa6:	f8cc 2020 	str.w	r2, [ip, #32]
 8004faa:	f10c 083c 	add.w	r8, ip, #60	; 0x3c
  mp->align = align;
 8004fae:	f8cc e034 	str.w	lr, [ip, #52]	; 0x34
 8004fb2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fb6:	f10c 0040 	add.w	r0, ip, #64	; 0x40
  ch.dbg.lock_cnt = (cnt_t)0;
 8004fba:	e9c9 330c 	strd	r3, r3, [r9, #48]	; 0x30
  tmp->last       = (rtcnt_t)0;
 8004fbe:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8004fc2:	e9cc 800f 	strd	r8, r0, [ip, #60]	; 0x3c
 8004fc6:	f10c 0144 	add.w	r1, ip, #68	; 0x44
  tmp->best       = (rtcnt_t)-1;
 8004fca:	9600      	str	r6, [sp, #0]
  mp->provider = provider;
 8004fcc:	f8cc 2038 	str.w	r2, [ip, #56]	; 0x38
  ch.tm.offset = (rtcnt_t)0;
 8004fd0:	f8c9 3098 	str.w	r3, [r9, #152]	; 0x98
  tmp->cumulative = (rttime_t)0;
 8004fd4:	4676      	mov	r6, lr
  tmp->n          = (ucnt_t)0;
 8004fd6:	9303      	str	r3, [sp, #12]
 8004fd8:	f8cc 1044 	str.w	r1, [ip, #68]	; 0x44
    chTMStartMeasurementX(&tm);
 8004fdc:	4668      	mov	r0, sp
 8004fde:	f7fd fb6f 	bl	80026c0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8004fe2:	4668      	mov	r0, sp
 8004fe4:	f7fd fb3c 	bl	8002660 <chTMStopMeasurementX>
  } while (i > 0U);
 8004fe8:	3e01      	subs	r6, #1
 8004fea:	d1f7      	bne.n	8004fdc <main+0x34c>
  REG_INSERT(tp);
 8004fec:	4841      	ldr	r0, [pc, #260]	; (80050f4 <main+0x464>)
 8004fee:	f8d9 e014 	ldr.w	lr, [r9, #20]
  ch.tm.offset = tm.best;
 8004ff2:	9900      	ldr	r1, [sp, #0]
  tp->name      = name;
 8004ff4:	f8df b13c 	ldr.w	fp, [pc, #316]	; 8005134 <main+0x4a4>
 8004ff8:	f8c9 1098 	str.w	r1, [r9, #152]	; 0x98
  tmp->best       = (rtcnt_t)-1;
 8004ffc:	f04f 3cff 	mov.w	ip, #4294967295
  tmp->cumulative = (rttime_t)0;
 8005000:	2200      	movs	r2, #0
 8005002:	2300      	movs	r3, #0
 8005004:	f8c9 b050 	str.w	fp, [r9, #80]	; 0x50
  tqp->next = (thread_t *)tqp;
 8005008:	f100 012c 	add.w	r1, r0, #44	; 0x2c
  tp->prio      = prio;
 800500c:	f04f 0a80 	mov.w	sl, #128	; 0x80
  tp->refs      = (trefs_t)1;
 8005010:	f04f 0801 	mov.w	r8, #1
  tlp->next = (thread_t *)tlp;
 8005014:	f100 0b28 	add.w	fp, r0, #40	; 0x28
  tmp->last       = (rtcnt_t)0;
 8005018:	e9c9 662b 	strd	r6, r6, [r9, #172]	; 0xac
 800501c:	e9c9 6631 	strd	r6, r6, [r9, #196]	; 0xc4
  tp->epending  = (eventmask_t)0;
 8005020:	e9c9 661b 	strd	r6, r6, [r9, #108]	; 0x6c
  REG_INSERT(tp);
 8005024:	e9c9 9e12 	strd	r9, lr, [r9, #72]	; 0x48
  tmp->cumulative = (rttime_t)0;
 8005028:	e9c9 232e 	strd	r2, r3, [r9, #184]	; 0xb8
 800502c:	e9c9 2334 	strd	r2, r3, [r9, #208]	; 0xd0
  ch.kernel_stats.n_irq = (ucnt_t)0;
 8005030:	f8c9 60a0 	str.w	r6, [r9, #160]	; 0xa0
  ch.kernel_stats.n_ctxswc = (ucnt_t)0;
 8005034:	f8c9 60a4 	str.w	r6, [r9, #164]	; 0xa4
  tmp->n          = (ucnt_t)0;
 8005038:	f8c9 60b4 	str.w	r6, [r9, #180]	; 0xb4
 800503c:	f8c9 60cc 	str.w	r6, [r9, #204]	; 0xcc
  tp->flags     = CH_FLAG_MODE_STATIC;
 8005040:	f889 6059 	strb.w	r6, [r9, #89]	; 0x59
  tmp->best       = (rtcnt_t)-1;
 8005044:	f8c9 c0a8 	str.w	ip, [r9, #168]	; 0xa8
 8005048:	f8c9 c0c0 	str.w	ip, [r9, #192]	; 0xc0
  tp->prio      = prio;
 800504c:	f8c9 a040 	str.w	sl, [r9, #64]	; 0x40
  tp->realprio  = prio;
 8005050:	f8c9 a074 	str.w	sl, [r9, #116]	; 0x74
  tp->refs      = (trefs_t)1;
 8005054:	f889 805a 	strb.w	r8, [r9, #90]	; 0x5a
  REG_INSERT(tp);
 8005058:	f8ce 0010 	str.w	r0, [lr, #16]
  tqp->next = (thread_t *)tqp;
 800505c:	e9c9 b118 	strd	fp, r1, [r9, #96]	; 0x60
  tqp->prev = (thread_t *)tqp;
 8005060:	f8c9 1068 	str.w	r1, [r9, #104]	; 0x68
  tmp->worst      = (rtcnt_t)0;
 8005064:	e9c9 c620 	strd	ip, r6, [r9, #128]	; 0x80
 8005068:	f8c9 0014 	str.w	r0, [r9, #20]
  tmp->last       = (rtcnt_t)0;
 800506c:	f8c9 6088 	str.w	r6, [r9, #136]	; 0x88
 8005070:	2120      	movs	r1, #32
  tmp->n          = (ucnt_t)0;
 8005072:	f8c9 608c 	str.w	r6, [r9, #140]	; 0x8c
  tmp->cumulative = (rttime_t)0;
 8005076:	e9c9 2324 	strd	r2, r3, [r9, #144]	; 0x90
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 800507a:	f8c9 0018 	str.w	r0, [r9, #24]
  currp->state = CH_STATE_CURRENT;
 800507e:	f889 8058 	strb.w	r8, [r9, #88]	; 0x58
  currp->wabase = NULL;
 8005082:	f8c9 6054 	str.w	r6, [r9, #84]	; 0x54
 8005086:	f381 8811 	msr	BASEPRI, r1
  __ASM volatile ("cpsie i" : : : "memory");
 800508a:	b662      	cpsie	i
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800508c:	4b1a      	ldr	r3, [pc, #104]	; (80050f8 <main+0x468>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800508e:	4a1b      	ldr	r2, [pc, #108]	; (80050fc <main+0x46c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005090:	68d8      	ldr	r0, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8005092:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 8005138 <main+0x4a8>
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005096:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
 800509a:	ea00 000c 	and.w	r0, r0, ip
  reg_value  =  (reg_value                                   |
 800509e:	4302      	orrs	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 80050a0:	60da      	str	r2, [r3, #12]
 80050a2:	f8de 200c 	ldr.w	r2, [lr, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80050a6:	f8df c094 	ldr.w	ip, [pc, #148]	; 800513c <main+0x4ac>
  chTMStartMeasurementX(&currp->stats);
 80050aa:	f8d9 0018 	ldr.w	r0, [r9, #24]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80050ae:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80050b2:	f8ce 200c 	str.w	r2, [lr, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80050b6:	f8dc 2000 	ldr.w	r2, [ip]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ba:	f04f 0e10 	mov.w	lr, #16
 80050be:	e03f      	b.n	8005140 <main+0x4b0>
 80050c0:	e000e100 	.word	0xe000e100
 80050c4:	20000ca0 	.word	0x20000ca0
 80050c8:	40026400 	.word	0x40026400
 80050cc:	20000d5c 	.word	0x20000d5c
 80050d0:	20000cd4 	.word	0x20000cd4
 80050d4:	40012000 	.word	0x40012000
 80050d8:	00022c16 	.word	0x00022c16
 80050dc:	40000800 	.word	0x40000800
 80050e0:	20000d40 	.word	0x20000d40
 80050e4:	2000143c 	.word	0x2000143c
 80050e8:	20001430 	.word	0x20001430
 80050ec:	20018000 	.word	0x20018000
 80050f0:	08002721 	.word	0x08002721
 80050f4:	20001250 	.word	0x20001250
 80050f8:	e000ed00 	.word	0xe000ed00
 80050fc:	05fa0300 	.word	0x05fa0300
 8005100:	40026000 	.word	0x40026000
 8005104:	080097cc 	.word	0x080097cc
 8005108:	40005400 	.word	0x40005400
 800510c:	20000d0c 	.word	0x20000d0c
 8005110:	20000d24 	.word	0x20000d24
 8005114:	40000400 	.word	0x40000400
 8005118:	e0042000 	.word	0xe0042000
 800511c:	080016e1 	.word	0x080016e1
 8005120:	40004400 	.word	0x40004400
 8005124:	200012f0 	.word	0x200012f0
 8005128:	20001218 	.word	0x20001218
 800512c:	20001de0 	.word	0x20001de0
 8005130:	08003ad1 	.word	0x08003ad1
 8005134:	08009618 	.word	0x08009618
 8005138:	e000edf0 	.word	0xe000edf0
 800513c:	e0001000 	.word	0xe0001000
 8005140:	ea42 0208 	orr.w	r2, r2, r8
 8005144:	f8cc 2000 	str.w	r2, [ip]
 8005148:	3048      	adds	r0, #72	; 0x48
 800514a:	f883 e01f 	strb.w	lr, [r3, #31]
 800514e:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
 8005152:	f7fd fab5 	bl	80026c0 <chTMStartMeasurementX>
  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8005156:	e9d9 230c 	ldrd	r2, r3, [r9, #48]	; 0x30
 800515a:	4313      	orrs	r3, r2
 800515c:	f040 8222 	bne.w	80055a4 <main+0x914>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005160:	f386 8811 	msr	BASEPRI, r6
  __ASM volatile ("cpsie i" : : : "memory");
 8005164:	b662      	cpsie	i
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005166:	f381 8811 	msr	BASEPRI, r1
  _stats_start_measure_crit_thd();
 800516a:	f7fe f9e1 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800516e:	f7fe fa27 	bl	80035c0 <_dbg_check_lock>
  tp = chThdCreateSuspendedI(tdp);
 8005172:	48b6      	ldr	r0, [pc, #728]	; (800544c <main+0x7bc>)
 8005174:	f7fd faec 	bl	8002750 <chThdCreateSuspendedI>
  chSchWakeupS(tp, MSG_OK);
 8005178:	f7fd fef2 	bl	8002f60 <chSchWakeupS.constprop.0>
  _dbg_check_unlock();
 800517c:	f7fe fa10 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005180:	f7fe f9ce 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005184:	f386 8811 	msr	BASEPRI, r6
  // SYSTEM INITIALIZATIONS
  halInit();            // HAL initialization
  chSysInit();          // KERNEL initialization

  // OLED PINs initialization
  palSetLineMode(LINE_ARD_D15, PAL_MODE_ALTERNATE(4) | PAL_STM32_OTYPE_OPENDRAIN | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_PUPDR_PULLUP);
 8005188:	48b1      	ldr	r0, [pc, #708]	; (8005450 <main+0x7c0>)
/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

void ssd1306ObjectInit(SSD1306Driver *devp) {
  devp->vmt = &vmt_ssd1306;
 800518a:	4eb2      	ldr	r6, [pc, #712]	; (8005454 <main+0x7c4>)
 800518c:	f8df b324 	ldr.w	fp, [pc, #804]	; 80054b4 <main+0x824>
 8005190:	f240 223e 	movw	r2, #574	; 0x23e
 8005194:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005198:	f7fd fcaa 	bl	8002af0 <_pal_lld_setgroupmode>
  palSetLineMode(LINE_ARD_D14, PAL_MODE_ALTERNATE(4) | PAL_STM32_OTYPE_OPENDRAIN | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_PUPDR_PULLUP);
 800519c:	48ac      	ldr	r0, [pc, #688]	; (8005450 <main+0x7c0>)
 800519e:	f240 223e 	movw	r2, #574	; 0x23e
 80051a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80051a6:	f7fd fca3 	bl	8002af0 <_pal_lld_setgroupmode>
 80051aa:	4aab      	ldr	r2, [pc, #684]	; (8005458 <main+0x7c8>)
  chThdCreateStatic(waOledDisplay, sizeof(waOledDisplay), NORMALPRIO, OledDisplay, NULL);
 80051ac:	4bab      	ldr	r3, [pc, #684]	; (800545c <main+0x7cc>)
 80051ae:	6012      	str	r2, [r2, #0]
 80051b0:	f44f 713a 	mov.w	r1, #744	; 0x2e8
 80051b4:	4652      	mov	r2, sl
 80051b6:	48aa      	ldr	r0, [pc, #680]	; (8005460 <main+0x7d0>)
  chDbgCheck((devp != NULL) && (config != NULL));

  chDbgAssert((devp->state == SSD1306_STOP) || (devp->state == SSD1306_READY),
              "ssd1306Start(), invalid state");

  devp->config = config;
 80051b8:	f8df a2fc 	ldr.w	sl, [pc, #764]	; 80054b8 <main+0x828>
 80051bc:	f7fe faa8 	bl	8003710 <chThdCreateStatic.constprop.0>
  const uint8_t cmds[] = {
 80051c0:	f8df e2f8 	ldr.w	lr, [pc, #760]	; 80054bc <main+0x82c>
  devp->state = SSD1306_STOP;
 80051c4:	f886 8004 	strb.w	r8, [r6, #4]
  const uint8_t cmds[] = {
 80051c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80051cc:	46ec      	mov	ip, sp
 80051ce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80051d2:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 80051d6:	e88c 0007 	stmia.w	ip, {r0, r1, r2}

  chThdSleepMilliseconds(100);
 80051da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  devp->vmt = &vmt_ssd1306;
 80051de:	f8c6 b000 	str.w	fp, [r6]
  devp->config = config;
 80051e2:	f8c6 a008 	str.w	sl, [r6, #8]
  chThdSleepMilliseconds(100);
 80051e6:	f7fe ffa3 	bl	8004130 <chThdSleep>
 80051ea:	f10d 38ff 	add.w	r8, sp, #4294967295
 80051ee:	f10d 0b1b 	add.w	fp, sp, #27

  // OLED initialize
  for (idx = 0; idx < sizeof(cmds); idx++) {
    wrCmd(devp, cmds[idx]);
 80051f2:	46b2      	mov	sl, r6
 80051f4:	f818 1f01 	ldrb.w	r1, [r8, #1]!
 80051f8:	4650      	mov	r0, sl
 80051fa:	f7fe fe81 	bl	8003f00 <wrCmd>
  for (idx = 0; idx < sizeof(cmds); idx++) {
 80051fe:	45c3      	cmp	fp, r8
 8005200:	d1f8      	bne.n	80051f4 <main+0x564>
 8005202:	f8df 82bc 	ldr.w	r8, [pc, #700]	; 80054c0 <main+0x830>
    drvp->fb[SSD1306_WIDTH_FIXED * idx] = 0x40;
 8005206:	f04f 0a40 	mov.w	sl, #64	; 0x40
 800520a:	f508 6b81 	add.w	fp, r8, #1032	; 0x408
 800520e:	f808 ac01 	strb.w	sl, [r8, #-1]
    memset(&drvp->fb[SSD1306_WIDTH_FIXED * idx + 1],
 8005212:	4640      	mov	r0, r8
 8005214:	2280      	movs	r2, #128	; 0x80
 8005216:	21ff      	movs	r1, #255	; 0xff
 8005218:	f108 0881 	add.w	r8, r8, #129	; 0x81
 800521c:	f002 fa3c 	bl	8007698 <memset>
  for (idx = 0; idx < 8; idx++) {
 8005220:	45c3      	cmp	fp, r8
 8005222:	d1f4      	bne.n	800520e <main+0x57e>

  // Clear screen
  fillScreen(devp, SSD1306_COLOR_WHITE);

  // Update screen
  updateScreen(devp);
 8005224:	488b      	ldr	r0, [pc, #556]	; (8005454 <main+0x7c4>)
 8005226:	f7fe fed3 	bl	8003fd0 <updateScreen>

  // Set default value
  devp->x = 0;
 800522a:	f04f 0800 	mov.w	r8, #0
  ssd1306FillScreen(&SSD1306D1, 0x00);
 800522e:	6833      	ldr	r3, [r6, #0]
 8005230:	f8a6 800c 	strh.w	r8, [r6, #12]
  devp->y = 0;

  devp->state = SSD1306_READY;
 8005234:	2202      	movs	r2, #2
 8005236:	7132      	strb	r2, [r6, #4]
 8005238:	4641      	mov	r1, r8
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	4885      	ldr	r0, [pc, #532]	; (8005454 <main+0x7c4>)
 800523e:	4798      	blx	r3
  ssd1306GotoXy(&SSD1306D1, 15, 0);
 8005240:	6833      	ldr	r3, [r6, #0]
 8005242:	4884      	ldr	r0, [pc, #528]	; (8005454 <main+0x7c4>)
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	4642      	mov	r2, r8
 8005248:	210f      	movs	r1, #15
 800524a:	4798      	blx	r3
  chsnprintf(buff, BUFF_SIZE, "NISC 2021");
 800524c:	4a85      	ldr	r2, [pc, #532]	; (8005464 <main+0x7d4>)
 800524e:	4886      	ldr	r0, [pc, #536]	; (8005468 <main+0x7d8>)
 8005250:	2114      	movs	r1, #20
 8005252:	f7fd ffb5 	bl	80031c0 <chsnprintf.constprop.0>
  ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_11x18, SSD1306_COLOR_WHITE);
 8005256:	6833      	ldr	r3, [r6, #0]
 8005258:	4a84      	ldr	r2, [pc, #528]	; (800546c <main+0x7dc>)
 800525a:	f8d3 8018 	ldr.w	r8, [r3, #24]
 800525e:	4982      	ldr	r1, [pc, #520]	; (8005468 <main+0x7d8>)
 8005260:	487c      	ldr	r0, [pc, #496]	; (8005454 <main+0x7c4>)
 8005262:	2301      	movs	r3, #1
 8005264:	47c0      	blx	r8
  ssd1306UpdateScreen(&SSD1306D1);
 8005266:	6833      	ldr	r3, [r6, #0]
 8005268:	487a      	ldr	r0, [pc, #488]	; (8005454 <main+0x7c4>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4798      	blx	r3
  ssd1306GotoXy(&SSD1306D1, 12, 20);
 800526e:	6833      	ldr	r3, [r6, #0]
 8005270:	4878      	ldr	r0, [pc, #480]	; (8005454 <main+0x7c4>)
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	2214      	movs	r2, #20
 8005276:	210c      	movs	r1, #12
 8005278:	4798      	blx	r3
  chsnprintf(buff, BUFF_SIZE, "Project Team 23");
 800527a:	4a7d      	ldr	r2, [pc, #500]	; (8005470 <main+0x7e0>)
 800527c:	487a      	ldr	r0, [pc, #488]	; (8005468 <main+0x7d8>)
 800527e:	2114      	movs	r1, #20
 8005280:	f7fd ff9e 	bl	80031c0 <chsnprintf.constprop.0>
  ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 8005284:	6833      	ldr	r3, [r6, #0]
 8005286:	4a7b      	ldr	r2, [pc, #492]	; (8005474 <main+0x7e4>)
 8005288:	f8d3 8018 	ldr.w	r8, [r3, #24]
 800528c:	4976      	ldr	r1, [pc, #472]	; (8005468 <main+0x7d8>)
 800528e:	4871      	ldr	r0, [pc, #452]	; (8005454 <main+0x7c4>)
 8005290:	2301      	movs	r3, #1
 8005292:	47c0      	blx	r8
  ssd1306UpdateScreen(&SSD1306D1);
 8005294:	6833      	ldr	r3, [r6, #0]
 8005296:	486f      	ldr	r0, [pc, #444]	; (8005454 <main+0x7c4>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4798      	blx	r3
  ssd1306GotoXy(&SSD1306D1, 15, 40);
 800529c:	6833      	ldr	r3, [r6, #0]
 800529e:	486d      	ldr	r0, [pc, #436]	; (8005454 <main+0x7c4>)
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	2228      	movs	r2, #40	; 0x28
 80052a4:	210f      	movs	r1, #15
 80052a6:	4798      	blx	r3
  chsnprintf(buff, BUFF_SIZE, "INSERT COMMAND");
 80052a8:	4a73      	ldr	r2, [pc, #460]	; (8005478 <main+0x7e8>)
 80052aa:	486f      	ldr	r0, [pc, #444]	; (8005468 <main+0x7d8>)
 80052ac:	2114      	movs	r1, #20
 80052ae:	f7fd ff87 	bl	80031c0 <chsnprintf.constprop.0>
  ssd1306Puts(&SSD1306D1, buff, &ssd1306_font_7x10, SSD1306_COLOR_WHITE);
 80052b2:	6833      	ldr	r3, [r6, #0]
 80052b4:	4a6f      	ldr	r2, [pc, #444]	; (8005474 <main+0x7e4>)
 80052b6:	f8d3 8018 	ldr.w	r8, [r3, #24]
 80052ba:	496b      	ldr	r1, [pc, #428]	; (8005468 <main+0x7d8>)
 80052bc:	4865      	ldr	r0, [pc, #404]	; (8005454 <main+0x7c4>)
 80052be:	2301      	movs	r3, #1
 80052c0:	47c0      	blx	r8
  ssd1306UpdateScreen(&SSD1306D1);
 80052c2:	6833      	ldr	r3, [r6, #0]
 80052c4:	4863      	ldr	r0, [pc, #396]	; (8005454 <main+0x7c4>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4798      	blx	r3
 80052ca:	2320      	movs	r3, #32
 80052cc:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 80052d0:	f7fe f92e 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80052d4:	f7fe f974 	bl	80035c0 <_dbg_check_lock>
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;

  if (sdp->state == SD_STOP) {
 80052d8:	7a23      	ldrb	r3, [r4, #8]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d111      	bne.n	8005302 <main+0x672>
      nvicEnableVector(STM32_USART1_NUMBER, STM32_SERIAL_USART1_PRIORITY);
    }
#endif
#if STM32_SERIAL_USE_USART2
    if (&SD2 == sdp) {
      rccEnableUSART2(true);
 80052de:	4b67      	ldr	r3, [pc, #412]	; (800547c <main+0x7ec>)
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80052e0:	4a67      	ldr	r2, [pc, #412]	; (8005480 <main+0x7f0>)
 80052e2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80052e4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80052e8:	6419      	str	r1, [r3, #64]	; 0x40
 80052ea:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80052ec:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80052f0:	6619      	str	r1, [r3, #96]	; 0x60
 80052f2:	21c0      	movs	r1, #192	; 0xc0
 80052f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052f6:	f882 1326 	strb.w	r1, [r2, #806]	; 0x326
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80052fa:	f8c2 a184 	str.w	sl, [r2, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 80052fe:	f8c2 a004 	str.w	sl, [r2, #4]
  USART_TypeDef *u = sdp->usart;
 8005302:	6f63      	ldr	r3, [r4, #116]	; 0x74
  if ((sdp->usart == USART1) || (sdp->usart == USART6))
 8005304:	4a5f      	ldr	r2, [pc, #380]	; (8005484 <main+0x7f4>)
 8005306:	4293      	cmp	r3, r2
 8005308:	f000 818f 	beq.w	800562a <main+0x99a>
 800530c:	485e      	ldr	r0, [pc, #376]	; (8005488 <main+0x7f8>)
    fck = STM32_PCLK1 / config->speed;
 800530e:	f640 028b 	movw	r2, #2187	; 0x88b
 8005312:	f240 4145 	movw	r1, #1093	; 0x445
 8005316:	4283      	cmp	r3, r0
 8005318:	bf18      	it	ne
 800531a:	460a      	movne	r2, r1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 800531c:	f04f 0a40 	mov.w	sl, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8005320:	f04f 0801 	mov.w	r8, #1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8005324:	f242 112c 	movw	r1, #8492	; 0x212c
  u->SR = 0;
 8005328:	2600      	movs	r6, #0
  u->BRR = fck;
 800532a:	609a      	str	r2, [r3, #8]

  osalSysLock();
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
                "invalid state");
  sd_lld_start(sdp, config);
  sdp->state = SD_READY;
 800532c:	f04f 0b02 	mov.w	fp, #2
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8005330:	f8c3 a010 	str.w	sl, [r3, #16]
    sdp->rxmask = 0xFF;
 8005334:	22ff      	movs	r2, #255	; 0xff
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8005336:	f8c3 8014 	str.w	r8, [r3, #20]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 800533a:	60d9      	str	r1, [r3, #12]
  u->SR = 0;
 800533c:	601e      	str	r6, [r3, #0]
  (void)u->SR;  /* SR reset step 1.*/
 800533e:	6819      	ldr	r1, [r3, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8005340:	685b      	ldr	r3, [r3, #4]
    sdp->rxmask = 0xFF;
 8005342:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
 8005346:	f884 b008 	strb.w	fp, [r4, #8]
  _dbg_check_unlock();
 800534a:	f7fe f929 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800534e:	f7fe f8e7 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005352:	f386 8811 	msr	BASEPRI, r6
  oled_init();          // Oled initialization

  sdStart(&SD2, NULL);  // Serial ports initialization.

  // BUZZER PIN initialization
  palSetLineMode(BUZZER_LINE, PAL_MODE_ALTERNATE(2));
 8005356:	484d      	ldr	r0, [pc, #308]	; (800548c <main+0x7fc>)
  // JOY Analog Input
  palSetLineMode(JOY_X_LINE, PAL_MODE_INPUT_ANALOG);
  palSetLineMode(JOY_Y_LINE, PAL_MODE_INPUT_ANALOG);

  // LED PINs initialization
  palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005358:	4c4d      	ldr	r4, [pc, #308]	; (8005490 <main+0x800>)
  palSetLineMode(BUZZER_LINE, PAL_MODE_ALTERNATE(2));
 800535a:	4641      	mov	r1, r8
 800535c:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005360:	f7fd fbc6 	bl	8002af0 <_pal_lld_setgroupmode>
  palSetLineMode(JOY_X_LINE, PAL_MODE_INPUT_ANALOG);
 8005364:	4659      	mov	r1, fp
 8005366:	4849      	ldr	r0, [pc, #292]	; (800548c <main+0x7fc>)
 8005368:	2203      	movs	r2, #3
 800536a:	f7fd fbc1 	bl	8002af0 <_pal_lld_setgroupmode>
  palSetLineMode(JOY_Y_LINE, PAL_MODE_INPUT_ANALOG);
 800536e:	4847      	ldr	r0, [pc, #284]	; (800548c <main+0x7fc>)
 8005370:	2203      	movs	r2, #3
 8005372:	2110      	movs	r1, #16
 8005374:	f7fd fbbc 	bl	8002af0 <_pal_lld_setgroupmode>
  palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005378:	4620      	mov	r0, r4
 800537a:	4642      	mov	r2, r8
 800537c:	4651      	mov	r1, sl
 800537e:	f7fd fbb7 	bl	8002af0 <_pal_lld_setgroupmode>
  palClearLine(LED_RED_LINE);
  palSetLineMode(LED_GREEN_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005382:	4642      	mov	r2, r8
  palClearLine(LED_RED_LINE);
 8005384:	f8a4 a01a 	strh.w	sl, [r4, #26]
  palSetLineMode(LED_GREEN_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005388:	f44f 7180 	mov.w	r1, #256	; 0x100
 800538c:	f7fd fbb0 	bl	8002af0 <_pal_lld_setgroupmode>
  palClearLine(LED_GREEN_LINE);
 8005390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005394:	8363      	strh	r3, [r4, #26]
  palSetLineMode(LED_BLUE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005396:	4642      	mov	r2, r8
 8005398:	f44f 7100 	mov.w	r1, #512	; 0x200
 800539c:	f7fd fba8 	bl	8002af0 <_pal_lld_setgroupmode>
  palClearLine(LED_BLUE_LINE);
 80053a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053a4:	8363      	strh	r3, [r4, #26]
 80053a6:	2320      	movs	r3, #32
 80053a8:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 80053ac:	f7fe f8c0 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80053b0:	f7fe f906 	bl	80035c0 <_dbg_check_lock>
  if (adcp->state == ADC_STOP) {
 80053b4:	783c      	ldrb	r4, [r7, #0]
  adcp->config = config;
 80053b6:	607e      	str	r6, [r7, #4]
 80053b8:	4544      	cmp	r4, r8
 80053ba:	d122      	bne.n	8005402 <main+0x772>
  osalDbgCheckClassI();
 80053bc:	f7fd f9a0 	bl	8002700 <chDbgCheckClassI>
  if (id < STM32_DMA_STREAMS) {
 80053c0:	4b34      	ldr	r3, [pc, #208]	; (8005494 <main+0x804>)
 80053c2:	4a35      	ldr	r2, [pc, #212]	; (8005498 <main+0x808>)
 80053c4:	2106      	movs	r1, #6
 80053c6:	200c      	movs	r0, #12
 80053c8:	f7fd fc02 	bl	8002bd0 <dmaStreamAllocI.part.0>
 80053cc:	4602      	mov	r2, r0
      rccEnableADC1(true);
 80053ce:	4b2b      	ldr	r3, [pc, #172]	; (800547c <main+0x7ec>)
      dmaStreamSetPeripheral(adcp->dmastp, &ADC1->DR);
 80053d0:	6811      	ldr	r1, [r2, #0]
 80053d2:	4832      	ldr	r0, [pc, #200]	; (800549c <main+0x80c>)
      adcp->dmastp = dmaStreamAllocI(STM32_ADC_ADC1_DMA_STREAM,
 80053d4:	62fa      	str	r2, [r7, #44]	; 0x2c
      dmaStreamSetPeripheral(adcp->dmastp, &ADC1->DR);
 80053d6:	6088      	str	r0, [r1, #8]
      rccEnableADC1(true);
 80053d8:	6c59      	ldr	r1, [r3, #68]	; 0x44
    adcp->adc->CR1 = 0;
 80053da:	6aba      	ldr	r2, [r7, #40]	; 0x28
      rccEnableADC1(true);
 80053dc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80053e0:	6459      	str	r1, [r3, #68]	; 0x44
 80053e2:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80053e4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80053e8:	6659      	str	r1, [r3, #100]	; 0x64
 80053ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    ADC->CCR = (ADC->CCR & (ADC_CCR_TSVREFE | ADC_CCR_VBATE)) |
 80053ec:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80053f0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80053f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053f8:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
    adcp->adc->CR1 = 0;
 80053fc:	6056      	str	r6, [r2, #4]
    adcp->adc->CR2 = 0;
 80053fe:	6096      	str	r6, [r2, #8]
    adcp->adc->CR2 = ADC_CR2_ADON;
 8005400:	6094      	str	r4, [r2, #8]
  adcp->state = ADC_READY;
 8005402:	2302      	movs	r3, #2
 8005404:	703b      	strb	r3, [r7, #0]
  _dbg_check_unlock();
 8005406:	f7fe f8cb 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800540a:	f7fe f889 	bl	8003520 <_stats_stop_measure_crit_thd>
 800540e:	2300      	movs	r3, #0
 8005410:	f383 8811 	msr	BASEPRI, r3

  // Start ADC
  adcStart(&ADCD1, NULL);

  // Create JOY thread
  chThdCreateStatic(waJoy, sizeof(waJoy), NORMALPRIO + 1, ThJoy, NULL);
 8005414:	4b22      	ldr	r3, [pc, #136]	; (80054a0 <main+0x810>)
 8005416:	4823      	ldr	r0, [pc, #140]	; (80054a4 <main+0x814>)
  H_LOCK(heapp);
 8005418:	4e23      	ldr	r6, [pc, #140]	; (80054a8 <main+0x818>)
  wsp = chHeapAllocAligned(heapp, size, PORT_WORKING_AREA_ALIGN);
  if (wsp == NULL) {
    return NULL;
  }

  thread_descriptor_t td = {
 800541a:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80054c4 <main+0x834>
 800541e:	2281      	movs	r2, #129	; 0x81
 8005420:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8005424:	f7fe f974 	bl	8003710 <chThdCreateStatic.constprop.0>

  // Create DEMO thread
  chThdCreateStatic(waDemo, sizeof(waDemo), NORMALPRIO + 1, ThDemo, NULL);
 8005428:	4b20      	ldr	r3, [pc, #128]	; (80054ac <main+0x81c>)
 800542a:	4821      	ldr	r0, [pc, #132]	; (80054b0 <main+0x820>)
 800542c:	2281      	movs	r2, #129	; 0x81
 800542e:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8005432:	f7fe f96d 	bl	8003710 <chThdCreateStatic.constprop.0>
  qp = &heapp->header;
 8005436:	f1a6 0708 	sub.w	r7, r6, #8
  H_LOCK(heapp);
 800543a:	4630      	mov	r0, r6
 800543c:	f7fe fcf0 	bl	8003e20 <chMtxLock>
  while (H_NEXT(qp) != NULL) {
 8005440:	686b      	ldr	r3, [r5, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d05a      	beq.n	80054fc <main+0x86c>
  qp = &heapp->header;
 8005446:	4639      	mov	r1, r7
 8005448:	e03f      	b.n	80054ca <main+0x83a>
 800544a:	bf00      	nop
 800544c:	08009674 	.word	0x08009674
 8005450:	40020400 	.word	0x40020400
 8005454:	20000dd8 	.word	0x20000dd8
 8005458:	2000154c 	.word	0x2000154c
 800545c:	080046e1 	.word	0x080046e1
 8005460:	20001990 	.word	0x20001990
 8005464:	08007e70 	.word	0x08007e70
 8005468:	200011f8 	.word	0x200011f8
 800546c:	08009770 	.word	0x08009770
 8005470:	08007e7c 	.word	0x08007e7c
 8005474:	08009778 	.word	0x08009778
 8005478:	08007e8c 	.word	0x08007e8c
 800547c:	40023800 	.word	0x40023800
 8005480:	e000e100 	.word	0xe000e100
 8005484:	40011000 	.word	0x40011000
 8005488:	40011400 	.word	0x40011400
 800548c:	40020000 	.word	0x40020000
 8005490:	40020800 	.word	0x40020800
 8005494:	20000ca0 	.word	0x20000ca0
 8005498:	08002e81 	.word	0x08002e81
 800549c:	4001204c 	.word	0x4001204c
 80054a0:	08004161 	.word	0x08004161
 80054a4:	20001828 	.word	0x20001828
 80054a8:	20001448 	.word	0x20001448
 80054ac:	08004271 	.word	0x08004271
 80054b0:	20001558 	.word	0x20001558
 80054b4:	08009808 	.word	0x08009808
 80054b8:	08009780 	.word	0x08009780
 80054bc:	08007870 	.word	0x08007870
 80054c0:	20000de8 	.word	0x20000de8
 80054c4:	08007b44 	.word	0x08007b44
  while (H_NEXT(qp) != NULL) {
 80054c8:	4613      	mov	r3, r2
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 80054ca:	f8d3 c004 	ldr.w	ip, [r3, #4]
    ahp = (heap_header_t *)MEM_ALIGN_NEXT(H_BLOCK(hp), align) - 1U;
 80054ce:	f103 040f 	add.w	r4, r3, #15
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 80054d2:	f10c 0201 	add.w	r2, ip, #1
    ahp = (heap_header_t *)MEM_ALIGN_NEXT(H_BLOCK(hp), align) - 1U;
 80054d6:	f024 0407 	bic.w	r4, r4, #7
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 80054da:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    ahp = (heap_header_t *)MEM_ALIGN_NEXT(H_BLOCK(hp), align) - 1U;
 80054de:	f1a4 0008 	sub.w	r0, r4, #8
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 80054e2:	4290      	cmp	r0, r2
 80054e4:	d206      	bcs.n	80054f4 <main+0x864>
 80054e6:	eba2 0e04 	sub.w	lr, r2, r4
 80054ea:	ea4f 0eee 	mov.w	lr, lr, asr #3
 80054ee:	f5be 7f8e 	cmp.w	lr, #284	; 0x11c
 80054f2:	d85c      	bhi.n	80055ae <main+0x91e>
  while (H_NEXT(qp) != NULL) {
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	4619      	mov	r1, r3
 80054f8:	2a00      	cmp	r2, #0
 80054fa:	d1e5      	bne.n	80054c8 <main+0x838>
  H_UNLOCK(heapp);
 80054fc:	4630      	mov	r0, r6
 80054fe:	f7fe fc47 	bl	8003d90 <chMtxUnlock>
  if (heapp->provider != NULL) {
 8005502:	682b      	ldr	r3, [r5, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 8093 	beq.w	8005630 <main+0x9a0>
    ahp = heapp->provider(pages * CH_HEAP_ALIGNMENT,
 800550a:	2208      	movs	r2, #8
 800550c:	4611      	mov	r1, r2
 800550e:	f640 00e8 	movw	r0, #2280	; 0x8e8
 8005512:	4798      	blx	r3
    if (ahp != NULL) {
 8005514:	4604      	mov	r4, r0
 8005516:	2800      	cmp	r0, #0
 8005518:	f000 808a 	beq.w	8005630 <main+0x9a0>
      H_SIZE(hp) = size;
 800551c:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8005520:	e940 5302 	strd	r5, r3, [r0, #-8]
 8005524:	eb00 0a03 	add.w	sl, r0, r3
 8005528:	4a47      	ldr	r2, [pc, #284]	; (8005648 <main+0x9b8>)
 800552a:	4b48      	ldr	r3, [pc, #288]	; (800564c <main+0x9bc>)
 800552c:	2181      	movs	r1, #129	; 0x81
 800552e:	e9cd a102 	strd	sl, r1, [sp, #8]
 8005532:	e9cd 8400 	strd	r8, r4, [sp]
 8005536:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800553a:	f04f 0a20 	mov.w	sl, #32
 800553e:	f38a 8811 	msr	BASEPRI, sl
  _stats_start_measure_crit_thd();
 8005542:	f7fd fff5 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005546:	f7fe f83b 	bl	80035c0 <_dbg_check_lock>
                  (uint8_t *)wsp + size,
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateSuspendedI(&td);
 800554a:	4668      	mov	r0, sp
 800554c:	f7fd f900 	bl	8002750 <chThdCreateSuspendedI>
  tp->flags = CH_FLAG_MODE_HEAP;
 8005550:	2301      	movs	r3, #1
 8005552:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tp = chThdCreateSuspendedI(&td);
 8005556:	4604      	mov	r4, r0
  chSchWakeupS(tp, MSG_OK);
 8005558:	f7fd fd02 	bl	8002f60 <chSchWakeupS.constprop.0>
  _dbg_check_unlock();
 800555c:	f7fe f820 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005560:	f7fd ffde 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005564:	2300      	movs	r3, #0
 8005566:	f383 8811 	msr	BASEPRI, r3
 800556a:	f38a 8811 	msr	BASEPRI, sl
  _stats_start_measure_crit_thd();
 800556e:	f7fd ffdf 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005572:	f7fe f825 	bl	80035c0 <_dbg_check_lock>
  if (tp->state != CH_STATE_FINAL) {
 8005576:	f894 3020 	ldrb.w	r3, [r4, #32]
 800557a:	2b0f      	cmp	r3, #15
 800557c:	d007      	beq.n	800558e <main+0x8fe>
    list_insert(currp, &tp->waiting);
 800557e:	f8d9 3018 	ldr.w	r3, [r9, #24]
  tp->queue.next = tlp->next;
 8005582:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005584:	601a      	str	r2, [r3, #0]
    chSchGoSleepS(CH_STATE_WTEXIT);
 8005586:	2009      	movs	r0, #9
  tlp->next = tp;
 8005588:	62a3      	str	r3, [r4, #40]	; 0x28
 800558a:	f7fd fd21 	bl	8002fd0 <chSchGoSleepS>
  _dbg_check_unlock();
 800558e:	f7fe f807 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005592:	f7fd ffc5 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005596:	2300      	movs	r3, #0
 8005598:	f383 8811 	msr	BASEPRI, r3
  chThdRelease(tp);
 800559c:	4620      	mov	r0, r4
 800559e:	f7ff faef 	bl	8004b80 <chThdRelease>
  return msg;
 80055a2:	e74a      	b.n	800543a <main+0x7aa>
  __ASM volatile ("cpsid i" : : : "memory");
 80055a4:	b672      	cpsid	i
  ch.dbg.panic_msg = reason;
 80055a6:	4b2a      	ldr	r3, [pc, #168]	; (8005650 <main+0x9c0>)
 80055a8:	f8c9 302c 	str.w	r3, [r9, #44]	; 0x2c
  while (true) {
 80055ac:	e7fe      	b.n	80055ac <main+0x91c>
      if (ahp > hp) {
 80055ae:	4283      	cmp	r3, r0
 80055b0:	d212      	bcs.n	80055d8 <main+0x948>
        H_PAGES(hp) = NPAGES(ahp, H_BLOCK(hp));
 80055b2:	f103 0208 	add.w	r2, r3, #8
 80055b6:	1a82      	subs	r2, r0, r2
        if (bpages > pages) {
 80055b8:	f240 111d 	movw	r1, #285	; 0x11d
        H_PAGES(hp) = NPAGES(ahp, H_BLOCK(hp));
 80055bc:	10d2      	asrs	r2, r2, #3
        if (bpages > pages) {
 80055be:	458e      	cmp	lr, r1
        H_PAGES(hp) = NPAGES(ahp, H_BLOCK(hp));
 80055c0:	605a      	str	r2, [r3, #4]
        if (bpages > pages) {
 80055c2:	d11e      	bne.n	8005602 <main+0x972>
 80055c4:	f604 0ae8 	addw	sl, r4, #2280	; 0x8e8
      H_SIZE(hp) = size;
 80055c8:	f640 03e8 	movw	r3, #2280	; 0x8e8
 80055cc:	e9c0 5300 	strd	r5, r3, [r0]
      H_UNLOCK(heapp);
 80055d0:	4630      	mov	r0, r6
 80055d2:	f7fe fbdd 	bl	8003d90 <chMtxUnlock>
 80055d6:	e7a7      	b.n	8005528 <main+0x898>
        if (H_PAGES(hp) == pages) {
 80055d8:	f240 101d 	movw	r0, #285	; 0x11d
 80055dc:	4584      	cmp	ip, r0
 80055de:	d01c      	beq.n	800561a <main+0x98a>
          H_PAGES(fp) = NPAGES(H_LIMIT(hp), H_BLOCK(fp));
 80055e0:	f603 00f8 	addw	r0, r3, #2296	; 0x8f8
 80055e4:	1a12      	subs	r2, r2, r0
 80055e6:	10d2      	asrs	r2, r2, #3
          H_NEXT(fp) = H_NEXT(hp);
 80055e8:	6818      	ldr	r0, [r3, #0]
          H_PAGES(fp) = NPAGES(H_LIMIT(hp), H_BLOCK(fp));
 80055ea:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
          fp = H_BLOCK(hp) + pages;
 80055ee:	f503 620f 	add.w	r2, r3, #2288	; 0x8f0
          H_NEXT(fp) = H_NEXT(hp);
 80055f2:	f8c3 08f0 	str.w	r0, [r3, #2288]	; 0x8f0
 80055f6:	4692      	mov	sl, r2
          H_NEXT(qp) = fp;
 80055f8:	600a      	str	r2, [r1, #0]
 80055fa:	f103 0408 	add.w	r4, r3, #8
 80055fe:	4618      	mov	r0, r3
 8005600:	e7e2      	b.n	80055c8 <main+0x938>
          H_NEXT(fp) = H_NEXT(hp);
 8005602:	6819      	ldr	r1, [r3, #0]
 8005604:	f8c0 18f0 	str.w	r1, [r0, #2288]	; 0x8f0
          H_PAGES(fp) = (bpages - pages) - 1U;
 8005608:	f5ae 728f 	sub.w	r2, lr, #286	; 0x11e
          fp = H_BLOCK(ahp) + pages;
 800560c:	f604 0ae8 	addw	sl, r4, #2280	; 0x8e8
          H_PAGES(fp) = (bpages - pages) - 1U;
 8005610:	f8c0 28f4 	str.w	r2, [r0, #2292]	; 0x8f4
          H_NEXT(hp) = fp;
 8005614:	f8c3 a000 	str.w	sl, [r3]
 8005618:	e7d6      	b.n	80055c8 <main+0x938>
          H_NEXT(qp) = H_NEXT(hp);
 800561a:	461c      	mov	r4, r3
 800561c:	f503 6a0f 	add.w	sl, r3, #2288	; 0x8f0
 8005620:	f854 2b08 	ldr.w	r2, [r4], #8
 8005624:	600a      	str	r2, [r1, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	e7ce      	b.n	80055c8 <main+0x938>
    fck = STM32_PCLK2 / config->speed;
 800562a:	f640 028b 	movw	r2, #2187	; 0x88b
 800562e:	e675      	b.n	800531c <main+0x68c>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005630:	2320      	movs	r3, #32
 8005632:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8005636:	f7fd ff7b 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800563a:	f7fd ffc1 	bl	80035c0 <_dbg_check_lock>
  if (tp->state != CH_STATE_FINAL) {
 800563e:	2300      	movs	r3, #0
 8005640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005644:	deff      	udf	#255	; 0xff
 8005646:	bf00      	nop
 8005648:	08003871 	.word	0x08003871
 800564c:	08009730 	.word	0x08009730
 8005650:	08007e68 	.word	0x08007e68
	...

08005660 <cmd_threads>:
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
  static const char *states[] = {CH_STATE_NAMES};
  thread_t *tp;

  (void)argv;
  if (argc > 0) {
 8005660:	2900      	cmp	r1, #0
 8005662:	dc62      	bgt.n	800572a <cmd_threads+0xca>
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
 8005664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    shellUsage(chp, "threads");
    return;
  }
  chprintf(chp, "stklimit    stack     addr refs prio     state         name\r\n" SHELL_NEWLINE_STR);
 8005668:	4932      	ldr	r1, [pc, #200]	; (8005734 <cmd_threads+0xd4>)
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
 800566a:	b089      	sub	sp, #36	; 0x24
 800566c:	4605      	mov	r5, r0
 800566e:	2620      	movs	r6, #32
  chprintf(chp, "stklimit    stack     addr refs prio     state         name\r\n" SHELL_NEWLINE_STR);
 8005670:	f7fd fdc6 	bl	8003200 <chprintf>
 8005674:	f386 8811 	msr	BASEPRI, r6
 */
thread_t *chRegFirstThread(void) {
  thread_t *tp;

  chSysLock();
  tp = ch.rlist.newer;
 8005678:	4f2f      	ldr	r7, [pc, #188]	; (8005738 <cmd_threads+0xd8>)
  _stats_start_measure_crit_thd();
 800567a:	f7fd ff59 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800567e:	f7fd ff9f 	bl	80035c0 <_dbg_check_lock>
 8005682:	693c      	ldr	r4, [r7, #16]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->refs++;
 8005684:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8005688:	3301      	adds	r3, #1
 800568a:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
  _dbg_check_unlock();
 800568e:	f7fd ff87 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005692:	f7fd ff45 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005696:	2300      	movs	r3, #0
 8005698:	f383 8811 	msr	BASEPRI, r3
#endif
  chSysUnlock();

  return tp;
 800569c:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8005744 <cmd_threads+0xe4>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
    uint32_t stklimit = (uint32_t)tp->wabase;
#else
    uint32_t stklimit = 0U;
#endif
    chprintf(chp, "%08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80056a0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8005748 <cmd_threads+0xe8>
 80056a4:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800574c <cmd_threads+0xec>
 80056a8:	9607      	str	r6, [sp, #28]
 80056aa:	e00f      	b.n	80056cc <cmd_threads+0x6c>
    ntp = NULL;
  }
#if CH_CFG_USE_DYNAMIC == TRUE
  else {
    chDbgAssert(ntp->refs < (trefs_t)255, "too many references");
    ntp->refs++;
 80056ac:	f89b 3022 	ldrb.w	r3, [fp, #34]	; 0x22
 80056b0:	3301      	adds	r3, #1
 80056b2:	f88b 3022 	strb.w	r3, [fp, #34]	; 0x22
  _dbg_check_unlock();
 80056b6:	f7fd ff73 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80056ba:	f7fd ff31 	bl	8003520 <_stats_stop_measure_crit_thd>
 80056be:	2300      	movs	r3, #0
 80056c0:	f383 8811 	msr	BASEPRI, r3
  }
#endif
  chSysUnlock();
#if CH_CFG_USE_DYNAMIC == TRUE
  chThdRelease(tp);
 80056c4:	4620      	mov	r0, r4
 80056c6:	f7ff fa5b 	bl	8004b80 <chThdRelease>
 80056ca:	465c      	mov	r4, fp
    uint32_t stklimit = (uint32_t)tp->wabase;
 80056cc:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
             stklimit, (uint32_t)tp->ctx.sp, (uint32_t)tp,
             (uint32_t)tp->refs - 1, (uint32_t)tp->prio, states[tp->state],
 80056d0:	f894 c020 	ldrb.w	ip, [r4, #32]
 80056d4:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    chprintf(chp, "%08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80056d8:	f85a c02c 	ldr.w	ip, [sl, ip, lsl #2]
 80056dc:	68a6      	ldr	r6, [r4, #8]
 80056de:	68e3      	ldr	r3, [r4, #12]
 80056e0:	9602      	str	r6, [sp, #8]
 80056e2:	2900      	cmp	r1, #0
 80056e4:	bf08      	it	eq
 80056e6:	4649      	moveq	r1, r9
 80056e8:	3801      	subs	r0, #1
 80056ea:	e9cd c103 	strd	ip, r1, [sp, #12]
 80056ee:	9001      	str	r0, [sp, #4]
 80056f0:	9400      	str	r4, [sp, #0]
 80056f2:	4641      	mov	r1, r8
 80056f4:	4628      	mov	r0, r5
 80056f6:	f7fd fd83 	bl	8003200 <chprintf>
 80056fa:	9b07      	ldr	r3, [sp, #28]
 80056fc:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8005700:	f7fd ff16 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005704:	f7fd ff5c 	bl	80035c0 <_dbg_check_lock>
  ntp = tp->newer;
 8005708:	f8d4 b010 	ldr.w	fp, [r4, #16]
  if (ntp == (thread_t *)&ch.rlist) {
 800570c:	45bb      	cmp	fp, r7
 800570e:	d1cd      	bne.n	80056ac <cmd_threads+0x4c>
  _dbg_check_unlock();
 8005710:	f7fd ff46 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005714:	f7fd ff04 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005718:	2300      	movs	r3, #0
 800571a:	f383 8811 	msr	BASEPRI, r3
  chThdRelease(tp);
 800571e:	4620      	mov	r0, r4
             tp->name == NULL ? "" : tp->name);
    tp = chRegNextThread(tp);
  } while (tp != NULL);
}
 8005720:	b009      	add	sp, #36	; 0x24
 8005722:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005726:	f7ff ba2b 	b.w	8004b80 <chThdRelease>
    shellUsage(chp, "threads");
 800572a:	4a04      	ldr	r2, [pc, #16]	; (800573c <cmd_threads+0xdc>)
 800572c:	4904      	ldr	r1, [pc, #16]	; (8005740 <cmd_threads+0xe0>)
 800572e:	f7fd bd67 	b.w	8003200 <chprintf>
 8005732:	bf00      	nop
 8005734:	08007ea4 	.word	0x08007ea4
 8005738:	20001218 	.word	0x20001218
 800573c:	08007e9c 	.word	0x08007e9c
 8005740:	080078f0 	.word	0x080078f0
 8005744:	0800978c 	.word	0x0800978c
 8005748:	08007c5c 	.word	0x08007c5c
 800574c:	08007ee4 	.word	0x08007ee4

08005750 <pwmDisableChannel>:
 * @param[in] pwmp      pointer to a @p PWMDriver object
 * @param[in] channel   PWM channel identifier (0...channels-1)
 *
 * @api
 */
void pwmDisableChannel(PWMDriver *pwmp, pwmchannel_t channel) {
 8005750:	b570      	push	{r4, r5, r6, lr}
 8005752:	2320      	movs	r3, #32
 8005754:	4605      	mov	r5, r0
 8005756:	460c      	mov	r4, r1
 8005758:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 800575c:	f7fd fee8 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005760:	f7fd ff2e 	bl	80035c0 <_dbg_check_lock>
  pwmp->tim->CCR[channel] = 0;
 8005764:	69ab      	ldr	r3, [r5, #24]

  osalSysLock();

  osalDbgAssert(pwmp->state == PWM_READY, "not ready");

  pwmDisableChannelI(pwmp, channel);
 8005766:	68e9      	ldr	r1, [r5, #12]
 8005768:	f104 020c 	add.w	r2, r4, #12
 800576c:	2001      	movs	r0, #1
 800576e:	40a0      	lsls	r0, r4
 8005770:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8005774:	ea21 0100 	bic.w	r1, r1, r0
 8005778:	2600      	movs	r6, #0
 800577a:	60e9      	str	r1, [r5, #12]
 800577c:	6056      	str	r6, [r2, #4]
  pwmp->tim->DIER &= ~(2 << channel);
 800577e:	68da      	ldr	r2, [r3, #12]
 8005780:	2102      	movs	r1, #2
 8005782:	fa01 f404 	lsl.w	r4, r1, r4
 8005786:	ea22 0404 	bic.w	r4, r2, r4
 800578a:	60dc      	str	r4, [r3, #12]
  _dbg_check_unlock();
 800578c:	f7fd ff08 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005790:	f7fd fec6 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005794:	f386 8811 	msr	BASEPRI, r6

  osalSysUnlock();
}
 8005798:	bd70      	pop	{r4, r5, r6, pc}
 800579a:	bf00      	nop
 800579c:	0000      	movs	r0, r0
	...

080057a0 <pwmEnableChannel>:
                      pwmcnt_t width) {
 80057a0:	b570      	push	{r4, r5, r6, lr}
 80057a2:	2320      	movs	r3, #32
 80057a4:	4605      	mov	r5, r0
 80057a6:	460c      	mov	r4, r1
 80057a8:	4616      	mov	r6, r2
 80057aa:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 80057ae:	f7fd febf 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80057b2:	f7fd ff05 	bl	80035c0 <_dbg_check_lock>
  pwmp->tim->CCR[channel] = width;
 80057b6:	69a9      	ldr	r1, [r5, #24]
  pwmEnableChannelI(pwmp, channel, width);
 80057b8:	68eb      	ldr	r3, [r5, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	40a2      	lsls	r2, r4
 80057be:	340c      	adds	r4, #12
 80057c0:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 80057c4:	4313      	orrs	r3, r2
 80057c6:	60eb      	str	r3, [r5, #12]
 80057c8:	6066      	str	r6, [r4, #4]
  _dbg_check_unlock();
 80057ca:	f7fd fee9 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80057ce:	f7fd fea7 	bl	8003520 <_stats_stop_measure_crit_thd>
 80057d2:	2300      	movs	r3, #0
 80057d4:	f383 8811 	msr	BASEPRI, r3
}
 80057d8:	bd70      	pop	{r4, r5, r6, pc}
 80057da:	bf00      	nop
 80057dc:	0000      	movs	r0, r0
	...

080057e0 <pwmChangePeriod>:
void pwmChangePeriod(PWMDriver *pwmp, pwmcnt_t period) {
 80057e0:	b538      	push	{r3, r4, r5, lr}
 80057e2:	4605      	mov	r5, r0
 80057e4:	460c      	mov	r4, r1
 80057e6:	2320      	movs	r3, #32
 80057e8:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 80057ec:	f7fd fea0 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80057f0:	f7fd fee6 	bl	80035c0 <_dbg_check_lock>
  pwmChangePeriodI(pwmp, period);
 80057f4:	69ab      	ldr	r3, [r5, #24]
 80057f6:	60ac      	str	r4, [r5, #8]
 80057f8:	3c01      	subs	r4, #1
 80057fa:	62dc      	str	r4, [r3, #44]	; 0x2c
  _dbg_check_unlock();
 80057fc:	f7fd fed0 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005800:	f7fd fe8e 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005804:	2300      	movs	r3, #0
 8005806:	f383 8811 	msr	BASEPRI, r3
}
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	0000      	movs	r0, r0
	...

08005810 <pwmStart>:
void pwmStart(PWMDriver *pwmp, const PWMConfig *config) {
 8005810:	b570      	push	{r4, r5, r6, lr}
 8005812:	2320      	movs	r3, #32
 8005814:	4605      	mov	r5, r0
 8005816:	460c      	mov	r4, r1
 8005818:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 800581c:	f7fd fe88 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005820:	f7fd fece 	bl	80035c0 <_dbg_check_lock>
  if (pwmp->state == PWM_STOP) {
 8005824:	782b      	ldrb	r3, [r5, #0]
  pwmp->period = config->period;
 8005826:	6860      	ldr	r0, [r4, #4]
 8005828:	2b01      	cmp	r3, #1
 800582a:	e9c5 4001 	strd	r4, r0, [r5, #4]
 800582e:	d05a      	beq.n	80058e6 <pwmStart+0xd6>
    pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
 8005830:	69ab      	ldr	r3, [r5, #24]
 8005832:	2200      	movs	r2, #0
 8005834:	601a      	str	r2, [r3, #0]
    pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 8005836:	635a      	str	r2, [r3, #52]	; 0x34
    pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 8005838:	639a      	str	r2, [r3, #56]	; 0x38
    pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 800583a:	63da      	str	r2, [r3, #60]	; 0x3c
    pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 800583c:	641a      	str	r2, [r3, #64]	; 0x40
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
 800583e:	625a      	str	r2, [r3, #36]	; 0x24
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8005840:	68e2      	ldr	r2, [r4, #12]
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8005842:	6826      	ldr	r6, [r4, #0]
 8005844:	6969      	ldr	r1, [r5, #20]
 8005846:	fbb1 f1f6 	udiv	r1, r1, r6
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 800584a:	f002 020f 	and.w	r2, r2, #15
  pwmp->tim->CR2  = pwmp->config->cr2;
 800584e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  pwmp->tim->ARR  = pwmp->period - 1;
 8005850:	3801      	subs	r0, #1
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8005852:	3901      	subs	r1, #1
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8005854:	2a01      	cmp	r2, #1
  pwmp->tim->PSC  = psc;
 8005856:	6299      	str	r1, [r3, #40]	; 0x28
  pwmp->tim->ARR  = pwmp->period - 1;
 8005858:	62d8      	str	r0, [r3, #44]	; 0x2c
  pwmp->tim->CR2  = pwmp->config->cr2;
 800585a:	605e      	str	r6, [r3, #4]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 800585c:	d003      	beq.n	8005866 <pwmStart+0x56>
 800585e:	2a02      	cmp	r2, #2
 8005860:	bf14      	ite	ne
 8005862:	2200      	movne	r2, #0
 8005864:	2203      	moveq	r2, #3
  switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
 8005866:	6961      	ldr	r1, [r4, #20]
 8005868:	f001 010f 	and.w	r1, r1, #15
 800586c:	2901      	cmp	r1, #1
 800586e:	d032      	beq.n	80058d6 <pwmStart+0xc6>
 8005870:	2902      	cmp	r1, #2
 8005872:	d02e      	beq.n	80058d2 <pwmStart+0xc2>
  switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
 8005874:	69e1      	ldr	r1, [r4, #28]
 8005876:	f001 010f 	and.w	r1, r1, #15
 800587a:	2901      	cmp	r1, #1
 800587c:	d01f      	beq.n	80058be <pwmStart+0xae>
 800587e:	2902      	cmp	r1, #2
 8005880:	d01b      	beq.n	80058ba <pwmStart+0xaa>
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
 8005882:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005884:	f001 010f 	and.w	r1, r1, #15
 8005888:	2901      	cmp	r1, #1
 800588a:	d01f      	beq.n	80058cc <pwmStart+0xbc>
 800588c:	2902      	cmp	r1, #2
 800588e:	d025      	beq.n	80058dc <pwmStart+0xcc>
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8005890:	6b21      	ldr	r1, [r4, #48]	; 0x30
  pwmp->tim->CCER  = ccer;
 8005892:	621a      	str	r2, [r3, #32]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8005894:	f021 02ff 	bic.w	r2, r1, #255	; 0xff
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 8005898:	2101      	movs	r1, #1
 800589a:	6159      	str	r1, [r3, #20]
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 800589c:	2085      	movs	r0, #133	; 0x85
  pwmp->state = PWM_READY;
 800589e:	2102      	movs	r1, #2
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 80058a0:	2400      	movs	r4, #0
 80058a2:	611c      	str	r4, [r3, #16]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 80058a4:	60da      	str	r2, [r3, #12]
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 80058a6:	6018      	str	r0, [r3, #0]
 80058a8:	7029      	strb	r1, [r5, #0]
  pwmp->enabled = 0;
 80058aa:	60ec      	str	r4, [r5, #12]
  _dbg_check_unlock();
 80058ac:	f7fd fe78 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80058b0:	f7fd fe36 	bl	8003520 <_stats_stop_measure_crit_thd>
 80058b4:	f384 8811 	msr	BASEPRI, r4
}
 80058b8:	bd70      	pop	{r4, r5, r6, pc}
    ccer |= STM32_TIM_CCER_CC3P;
 80058ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
 80058be:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80058c0:	f001 010f 	and.w	r1, r1, #15
 80058c4:	2901      	cmp	r1, #1
    ccer |= STM32_TIM_CCER_CC3E;
 80058c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
 80058ca:	d1df      	bne.n	800588c <pwmStart+0x7c>
    ccer |= STM32_TIM_CCER_CC4E;
 80058cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058d0:	e7de      	b.n	8005890 <pwmStart+0x80>
    ccer |= STM32_TIM_CCER_CC2P;
 80058d2:	f042 0220 	orr.w	r2, r2, #32
    ccer |= STM32_TIM_CCER_CC2E;
 80058d6:	f042 0210 	orr.w	r2, r2, #16
 80058da:	e7cb      	b.n	8005874 <pwmStart+0x64>
    ccer |= STM32_TIM_CCER_CC4P;
 80058dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    ccer |= STM32_TIM_CCER_CC4E;
 80058e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058e4:	e7d4      	b.n	8005890 <pwmStart+0x80>
    if (&PWMD3 == pwmp) {
 80058e6:	4b25      	ldr	r3, [pc, #148]	; (800597c <pwmStart+0x16c>)
 80058e8:	429d      	cmp	r5, r3
 80058ea:	d008      	beq.n	80058fe <pwmStart+0xee>
    if (&PWMD5 == pwmp) {
 80058ec:	4b24      	ldr	r3, [pc, #144]	; (8005980 <pwmStart+0x170>)
 80058ee:	429d      	cmp	r5, r3
 80058f0:	d024      	beq.n	800593c <pwmStart+0x12c>
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 80058f2:	69ab      	ldr	r3, [r5, #24]
 80058f4:	f646 0268 	movw	r2, #26728	; 0x6868
 80058f8:	619a      	str	r2, [r3, #24]
    pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
 80058fa:	61da      	str	r2, [r3, #28]
 80058fc:	e7a0      	b.n	8005840 <pwmStart+0x30>
      rccEnableTIM3(true);
 80058fe:	4b21      	ldr	r3, [pc, #132]	; (8005984 <pwmStart+0x174>)
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8005900:	4a21      	ldr	r2, [pc, #132]	; (8005988 <pwmStart+0x178>)
 8005902:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005904:	f041 0102 	orr.w	r1, r1, #2
 8005908:	6419      	str	r1, [r3, #64]	; 0x40
 800590a:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800590c:	f041 0102 	orr.w	r1, r1, #2
 8005910:	6619      	str	r1, [r3, #96]	; 0x60
 8005912:	6e19      	ldr	r1, [r3, #96]	; 0x60
      rccResetTIM3();
 8005914:	6a19      	ldr	r1, [r3, #32]
 8005916:	f041 0102 	orr.w	r1, r1, #2
 800591a:	6219      	str	r1, [r3, #32]
 800591c:	6a19      	ldr	r1, [r3, #32]
 800591e:	f021 0102 	bic.w	r1, r1, #2
 8005922:	6219      	str	r1, [r3, #32]
 8005924:	6a1b      	ldr	r3, [r3, #32]
      pwmp->clock = STM32_TIMCLK1;
 8005926:	4919      	ldr	r1, [pc, #100]	; (800598c <pwmStart+0x17c>)
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8005928:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800592c:	2670      	movs	r6, #112	; 0x70
 800592e:	f882 631d 	strb.w	r6, [r2, #797]	; 0x31d
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8005932:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8005936:	6013      	str	r3, [r2, #0]
 8005938:	6169      	str	r1, [r5, #20]
    if (&PWMD5 == pwmp) {
 800593a:	e7da      	b.n	80058f2 <pwmStart+0xe2>
      rccEnableTIM5(true);
 800593c:	4b11      	ldr	r3, [pc, #68]	; (8005984 <pwmStart+0x174>)
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800593e:	4a12      	ldr	r2, [pc, #72]	; (8005988 <pwmStart+0x178>)
 8005940:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005942:	f041 0108 	orr.w	r1, r1, #8
 8005946:	6419      	str	r1, [r3, #64]	; 0x40
 8005948:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800594a:	f041 0108 	orr.w	r1, r1, #8
 800594e:	6619      	str	r1, [r3, #96]	; 0x60
 8005950:	6e19      	ldr	r1, [r3, #96]	; 0x60
      rccResetTIM5();
 8005952:	6a19      	ldr	r1, [r3, #32]
 8005954:	f041 0108 	orr.w	r1, r1, #8
 8005958:	6219      	str	r1, [r3, #32]
 800595a:	6a19      	ldr	r1, [r3, #32]
 800595c:	f021 0108 	bic.w	r1, r1, #8
 8005960:	6219      	str	r1, [r3, #32]
 8005962:	6a1b      	ldr	r3, [r3, #32]
      pwmp->clock = STM32_TIMCLK1;
 8005964:	4909      	ldr	r1, [pc, #36]	; (800598c <pwmStart+0x17c>)
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8005966:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800596a:	2670      	movs	r6, #112	; 0x70
 800596c:	f882 6332 	strb.w	r6, [r2, #818]	; 0x332
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8005970:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8005974:	6053      	str	r3, [r2, #4]
 8005976:	6169      	str	r1, [r5, #20]
 8005978:	e7bb      	b.n	80058f2 <pwmStart+0xe2>
 800597a:	bf00      	nop
 800597c:	20000d24 	.word	0x20000d24
 8005980:	20000d40 	.word	0x20000d40
 8005984:	40023800 	.word	0x40023800
 8005988:	e000e100 	.word	0xe000e100
 800598c:	0501bd00 	.word	0x0501bd00

08005990 <dimmer>:
 8005990:	4b21      	ldr	r3, [pc, #132]	; (8005a18 <dimmer+0x88>)
 8005992:	4a22      	ldr	r2, [pc, #136]	; (8005a1c <dimmer+0x8c>)
 8005994:	699b      	ldr	r3, [r3, #24]
  palSetPadMode(GPIOC, 6, PAL_MODE_ALTERNATE(2));
 8005996:	4822      	ldr	r0, [pc, #136]	; (8005a20 <dimmer+0x90>)
 8005998:	4d22      	ldr	r5, [pc, #136]	; (8005a24 <dimmer+0x94>)
 800599a:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8005a34 <dimmer+0xa4>
    pwmEnableChannel(&PWMD3, RGBCOLOR, PWM_FRACTION_TO_WIDTH(&PWMD3, 36000, counter * 1000));
 800599e:	4e22      	ldr	r6, [pc, #136]	; (8005a28 <dimmer+0x98>)
static THD_FUNCTION(dimmer, arg) {
 80059a0:	b580      	push	{r7, lr}
  palSetPadMode(GPIOC, 6, PAL_MODE_ALTERNATE(2));
 80059a2:	2140      	movs	r1, #64	; 0x40
 80059a4:	619a      	str	r2, [r3, #24]
 80059a6:	f44f 7281 	mov.w	r2, #258	; 0x102
 80059aa:	f7fd f8a1 	bl	8002af0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 8, PAL_MODE_ALTERNATE(2));
 80059ae:	481c      	ldr	r0, [pc, #112]	; (8005a20 <dimmer+0x90>)
 80059b0:	4f1e      	ldr	r7, [pc, #120]	; (8005a2c <dimmer+0x9c>)
 80059b2:	f44f 7281 	mov.w	r2, #258	; 0x102
 80059b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80059ba:	f7fd f899 	bl	8002af0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 9, PAL_MODE_ALTERNATE(2));
 80059be:	4818      	ldr	r0, [pc, #96]	; (8005a20 <dimmer+0x90>)
 80059c0:	f44f 7281 	mov.w	r2, #258	; 0x102
 80059c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059c8:	f7fd f892 	bl	8002af0 <_pal_lld_setgroupmode>
  pwmStart(&PWMD3, &pwmcfg);
 80059cc:	4918      	ldr	r1, [pc, #96]	; (8005a30 <dimmer+0xa0>)
 80059ce:	4628      	mov	r0, r5
 80059d0:	f7ff ff1e 	bl	8005810 <pwmStart>
    pwmDisableChannel(&PWMD3, 0);
 80059d4:	462c      	mov	r4, r5
 80059d6:	4620      	mov	r0, r4
 80059d8:	2100      	movs	r1, #0
 80059da:	f7ff feb9 	bl	8005750 <pwmDisableChannel>
    pwmDisableChannel(&PWMD3, 2);
 80059de:	4620      	mov	r0, r4
 80059e0:	2102      	movs	r1, #2
 80059e2:	f7ff feb5 	bl	8005750 <pwmDisableChannel>
    pwmDisableChannel(&PWMD3, 3);
 80059e6:	4620      	mov	r0, r4
 80059e8:	2103      	movs	r1, #3
 80059ea:	f7ff feb1 	bl	8005750 <pwmDisableChannel>
    pwmEnableChannel(&PWMD3, RGBCOLOR, PWM_FRACTION_TO_WIDTH(&PWMD3, 36000, counter * 1000));
 80059ee:	68ab      	ldr	r3, [r5, #8]
 80059f0:	f8d8 2000 	ldr.w	r2, [r8]
 80059f4:	7839      	ldrb	r1, [r7, #0]
 80059f6:	fb02 f203 	mul.w	r2, r2, r3
 80059fa:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
 80059fe:	fb09 f202 	mul.w	r2, r9, r2
 8005a02:	fba6 3202 	umull	r3, r2, r6, r2
 8005a06:	4620      	mov	r0, r4
 8005a08:	0bd2      	lsrs	r2, r2, #15
 8005a0a:	f7ff fec9 	bl	80057a0 <pwmEnableChannel>
    chThdSleepMilliseconds(100);
 8005a0e:	4648      	mov	r0, r9
 8005a10:	f7fe fb8e 	bl	8004130 <chThdSleep>
  while (true) {
 8005a14:	e7df      	b.n	80059d6 <dimmer+0x46>
 8005a16:	bf00      	nop
 8005a18:	20001218 	.word	0x20001218
 8005a1c:	08007f0c 	.word	0x08007f0c
 8005a20:	40020800 	.word	0x40020800
 8005a24:	20000d24 	.word	0x20000d24
 8005a28:	e90452d5 	.word	0xe90452d5
 8005a2c:	20000800 	.word	0x20000800
 8005a30:	20000838 	.word	0x20000838
 8005a34:	20001438 	.word	0x20001438
	...

08005a40 <cmd_buzz>:
static void cmd_buzz(BaseSequentialStream *chp, int argc, char *argv[]) {
 8005a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pwmStart(&PWMD5, &buzzpwmcfg);
 8005a42:	4f2c      	ldr	r7, [pc, #176]	; (8005af4 <cmd_buzz+0xb4>)
static void cmd_buzz(BaseSequentialStream *chp, int argc, char *argv[]) {
 8005a44:	460c      	mov	r4, r1
 8005a46:	4606      	mov	r6, r0
  pwmStart(&PWMD5, &buzzpwmcfg);
 8005a48:	492b      	ldr	r1, [pc, #172]	; (8005af8 <cmd_buzz+0xb8>)
 8005a4a:	4638      	mov	r0, r7
static void cmd_buzz(BaseSequentialStream *chp, int argc, char *argv[]) {
 8005a4c:	4615      	mov	r5, r2
  pwmStart(&PWMD5, &buzzpwmcfg);
 8005a4e:	f7ff fedf 	bl	8005810 <pwmStart>
  if (argc == 1) {
 8005a52:	2c01      	cmp	r4, #1
 8005a54:	d023      	beq.n	8005a9e <cmd_buzz+0x5e>
  else if (argc == 2) {
 8005a56:	2c02      	cmp	r4, #2
 8005a58:	d11b      	bne.n	8005a92 <cmd_buzz+0x52>
    if (!(strcmp(argv[0], "ON"))) {
 8005a5a:	682b      	ldr	r3, [r5, #0]
 8005a5c:	781a      	ldrb	r2, [r3, #0]
 8005a5e:	2a4f      	cmp	r2, #79	; 0x4f
 8005a60:	d117      	bne.n	8005a92 <cmd_buzz+0x52>
 8005a62:	785a      	ldrb	r2, [r3, #1]
 8005a64:	2a4e      	cmp	r2, #78	; 0x4e
 8005a66:	d114      	bne.n	8005a92 <cmd_buzz+0x52>
 8005a68:	789b      	ldrb	r3, [r3, #2]
 8005a6a:	b993      	cbnz	r3, 8005a92 <cmd_buzz+0x52>
      for (int i = 0; (argv[1][i] != '\0'); i++)
 8005a6c:	6869      	ldr	r1, [r5, #4]
 8005a6e:	780b      	ldrb	r3, [r1, #0]
 8005a70:	b30b      	cbz	r3, 8005ab6 <cmd_buzz+0x76>
 8005a72:	4822      	ldr	r0, [pc, #136]	; (8005afc <cmd_buzz+0xbc>)
  bool test = true;
 8005a74:	2401      	movs	r4, #1
        if (!isdigit((int)argv[1][i]))
 8005a76:	5cc2      	ldrb	r2, [r0, r3]
      for (int i = 0; (argv[1][i] != '\0'); i++)
 8005a78:	f811 3f01 	ldrb.w	r3, [r1, #1]!
          test = false;
 8005a7c:	f012 0f04 	tst.w	r2, #4
 8005a80:	bf08      	it	eq
 8005a82:	2400      	moveq	r4, #0
      for (int i = 0; (argv[1][i] != '\0'); i++)
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d1f6      	bne.n	8005a76 <cmd_buzz+0x36>
      if (test == true) {
 8005a88:	b9ac      	cbnz	r4, 8005ab6 <cmd_buzz+0x76>
        chprintf(chp, "Error: PERIOD is not a number\r\n");
 8005a8a:	491d      	ldr	r1, [pc, #116]	; (8005b00 <cmd_buzz+0xc0>)
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	f7fd fbb7 	bl	8003200 <chprintf>
        chprintf(chp, "Usage: BUZZ [ON|OFF] [PERIOD]\r\n");
 8005a92:	4630      	mov	r0, r6
 8005a94:	491b      	ldr	r1, [pc, #108]	; (8005b04 <cmd_buzz+0xc4>)
}
 8005a96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        chprintf(chp, "Usage: BUZZ [ON|OFF] [PERIOD]\r\n");
 8005a9a:	f7fd bbb1 	b.w	8003200 <chprintf>
    if (!(strcmp(argv[0], "OFF")))
 8005a9e:	6828      	ldr	r0, [r5, #0]
 8005aa0:	4919      	ldr	r1, [pc, #100]	; (8005b08 <cmd_buzz+0xc8>)
 8005aa2:	f7fb fcb1 	bl	8001408 <strcmp>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d1f3      	bne.n	8005a92 <cmd_buzz+0x52>
      pwmDisableChannel(&PWMD5, 0);
 8005aaa:	4601      	mov	r1, r0
 8005aac:	4638      	mov	r0, r7
}
 8005aae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      pwmDisableChannel(&PWMD5, 0);
 8005ab2:	f7ff be4d 	b.w	8005750 <pwmDisableChannel>
        palSetLineMode(BUZZER_LINE, PAL_MODE_ALTERNATE(2));
 8005ab6:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005aba:	2101      	movs	r1, #1
 8005abc:	4813      	ldr	r0, [pc, #76]	; (8005b0c <cmd_buzz+0xcc>)
 8005abe:	f7fd f817 	bl	8002af0 <_pal_lld_setgroupmode>
        buzzPeriod = atoi(argv[1]);
 8005ac2:	6868      	ldr	r0, [r5, #4]
 8005ac4:	f001 fd4c 	bl	8007560 <atoi>
        pwmChangePeriod(&PWMD5, 10000 * buzzPeriod);
 8005ac8:	f242 7110 	movw	r1, #10000	; 0x2710
 8005acc:	fb01 f100 	mul.w	r1, r1, r0
 8005ad0:	4808      	ldr	r0, [pc, #32]	; (8005af4 <cmd_buzz+0xb4>)
 8005ad2:	f7ff fe85 	bl	80057e0 <pwmChangePeriod>
        pwmEnableChannel(&PWMD5, 0, PWM_PERCENTAGE_TO_WIDTH(&PWMD5, 5000));
 8005ad6:	68b9      	ldr	r1, [r7, #8]
 8005ad8:	4b0d      	ldr	r3, [pc, #52]	; (8005b10 <cmd_buzz+0xd0>)
 8005ada:	4806      	ldr	r0, [pc, #24]	; (8005af4 <cmd_buzz+0xb4>)
 8005adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ae0:	fb02 f201 	mul.w	r2, r2, r1
 8005ae4:	fba3 3202 	umull	r3, r2, r3, r2
 8005ae8:	0b52      	lsrs	r2, r2, #13
}
 8005aea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        pwmEnableChannel(&PWMD5, 0, PWM_PERCENTAGE_TO_WIDTH(&PWMD5, 5000));
 8005aee:	2100      	movs	r1, #0
 8005af0:	f7ff be56 	b.w	80057a0 <pwmEnableChannel>
 8005af4:	20000d40 	.word	0x20000d40
 8005af8:	20000804 	.word	0x20000804
 8005afc:	08009891 	.word	0x08009891
 8005b00:	08007f34 	.word	0x08007f34
 8005b04:	08007f14 	.word	0x08007f14
 8005b08:	08007ac4 	.word	0x08007ac4
 8005b0c:	40020000 	.word	0x40020000
 8005b10:	d1b71759 	.word	0xd1b71759
	...

08005b20 <cmd_led>:
  if (argc == 3) {
 8005b20:	2903      	cmp	r1, #3
static void cmd_led(BaseSequentialStream *chp, int argc, char *argv[]) {
 8005b22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b26:	4606      	mov	r6, r0
  if (argc == 3) {
 8005b28:	f040 8090 	bne.w	8005c4c <cmd_led+0x12c>
    if (!(strcmp(argv[0], "RED")) || !(strcmp(argv[0], "GREEN")) || !(strcmp(argv[0], "BLUE"))) {
 8005b2c:	f8d2 8000 	ldr.w	r8, [r2]
 8005b30:	49b9      	ldr	r1, [pc, #740]	; (8005e18 <cmd_led+0x2f8>)
 8005b32:	4640      	mov	r0, r8
 8005b34:	4614      	mov	r4, r2
 8005b36:	f7fb fc67 	bl	8001408 <strcmp>
 8005b3a:	4605      	mov	r5, r0
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	f040 808b 	bne.w	8005c58 <cmd_led+0x138>
      if (!(strcmp(argv[1], "STATIC"))) {   // Static case
 8005b42:	6867      	ldr	r7, [r4, #4]
 8005b44:	49b5      	ldr	r1, [pc, #724]	; (8005e1c <cmd_led+0x2fc>)
 8005b46:	4638      	mov	r0, r7
 8005b48:	f7fb fc5e 	bl	8001408 <strcmp>
 8005b4c:	2800      	cmp	r0, #0
 8005b4e:	d149      	bne.n	8005be4 <cmd_led+0xc4>
        if (!(strcmp(argv[2], "ON"))) {
 8005b50:	68a0      	ldr	r0, [r4, #8]
 8005b52:	7803      	ldrb	r3, [r0, #0]
 8005b54:	2b4f      	cmp	r3, #79	; 0x4f
 8005b56:	f040 808e 	bne.w	8005c76 <cmd_led+0x156>
 8005b5a:	7843      	ldrb	r3, [r0, #1]
 8005b5c:	2b4e      	cmp	r3, #78	; 0x4e
 8005b5e:	f040 808a 	bne.w	8005c76 <cmd_led+0x156>
 8005b62:	7883      	ldrb	r3, [r0, #2]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f040 8086 	bne.w	8005c76 <cmd_led+0x156>
          palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005b6a:	4dad      	ldr	r5, [pc, #692]	; (8005e20 <cmd_led+0x300>)
 8005b6c:	2140      	movs	r1, #64	; 0x40
 8005b6e:	4628      	mov	r0, r5
          palClearLine(LED_RED_LINE);
 8005b70:	4688      	mov	r8, r1
          palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005b72:	2201      	movs	r2, #1
          palClearLine(LED_GREEN_LINE);
 8005b74:	f44f 7680 	mov.w	r6, #256	; 0x100
          palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005b78:	f7fc ffba 	bl	8002af0 <_pal_lld_setgroupmode>
          palSetLineMode(LED_GREEN_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	4631      	mov	r1, r6
          palClearLine(LED_RED_LINE);
 8005b80:	f8a5 801a 	strh.w	r8, [r5, #26]
          palSetLineMode(LED_GREEN_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005b84:	f7fc ffb4 	bl	8002af0 <_pal_lld_setgroupmode>
          palSetLineMode(LED_BLUE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f44f 7100 	mov.w	r1, #512	; 0x200
          palClearLine(LED_GREEN_LINE);
 8005b8e:	836e      	strh	r6, [r5, #26]
          palSetLineMode(LED_BLUE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005b90:	f7fc ffae 	bl	8002af0 <_pal_lld_setgroupmode>
          if (!(strcmp(argv[0], "RED"))) {
 8005b94:	6824      	ldr	r4, [r4, #0]
 8005b96:	49a0      	ldr	r1, [pc, #640]	; (8005e18 <cmd_led+0x2f8>)
          palClearLine(LED_BLUE_LINE);
 8005b98:	f44f 7700 	mov.w	r7, #512	; 0x200
 8005b9c:	836f      	strh	r7, [r5, #26]
          if (!(strcmp(argv[0], "RED"))) {
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	f7fb fc32 	bl	8001408 <strcmp>
 8005ba4:	4601      	mov	r1, r0
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	f000 80ef 	beq.w	8005d8a <cmd_led+0x26a>
          else if (!(strcmp(argv[0], "GREEN"))) {
 8005bac:	499d      	ldr	r1, [pc, #628]	; (8005e24 <cmd_led+0x304>)
 8005bae:	4620      	mov	r0, r4
 8005bb0:	f7fb fc2a 	bl	8001408 <strcmp>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2800      	cmp	r0, #0
 8005bb8:	f000 80cb 	beq.w	8005d52 <cmd_led+0x232>
          else if (!(strcmp(argv[0], "BLUE"))) {
 8005bbc:	499a      	ldr	r1, [pc, #616]	; (8005e28 <cmd_led+0x308>)
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	f7fb fc22 	bl	8001408 <strcmp>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	d16a      	bne.n	8005ca0 <cmd_led+0x180>
            ledPeriod = 0;
 8005bca:	4a98      	ldr	r2, [pc, #608]	; (8005e2c <cmd_led+0x30c>)
            pwmDisableChannel(&PWMD3, 3);
 8005bcc:	4898      	ldr	r0, [pc, #608]	; (8005e30 <cmd_led+0x310>)
            ledPeriod = 0;
 8005bce:	6013      	str	r3, [r2, #0]
            pwmDisableChannel(&PWMD3, 3);
 8005bd0:	2103      	movs	r1, #3
 8005bd2:	f7ff fdbd 	bl	8005750 <pwmDisableChannel>
            palSetLineMode(LED_BLUE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	4639      	mov	r1, r7
 8005bda:	4628      	mov	r0, r5
 8005bdc:	f7fc ff88 	bl	8002af0 <_pal_lld_setgroupmode>
            palSetLine(LED_BLUE_LINE);
 8005be0:	832f      	strh	r7, [r5, #24]
 8005be2:	e05d      	b.n	8005ca0 <cmd_led+0x180>
      else if (!(strcmp(argv[1], "DYNAMIC"))) {         // Dynamic case
 8005be4:	4993      	ldr	r1, [pc, #588]	; (8005e34 <cmd_led+0x314>)
 8005be6:	4638      	mov	r0, r7
 8005be8:	f7fb fc0e 	bl	8001408 <strcmp>
 8005bec:	bb70      	cbnz	r0, 8005c4c <cmd_led+0x12c>
        palSetPadMode(GPIOC, 6, PAL_MODE_ALTERNATE(2));
 8005bee:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8005bf2:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005bf6:	2140      	movs	r1, #64	; 0x40
 8005bf8:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8005bfc:	f7fc ff78 	bl	8002af0 <_pal_lld_setgroupmode>
        palSetPadMode(GPIOC, 8, PAL_MODE_ALTERNATE(2));
 8005c00:	4887      	ldr	r0, [pc, #540]	; (8005e20 <cmd_led+0x300>)
 8005c02:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005c06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005c0a:	f7fc ff71 	bl	8002af0 <_pal_lld_setgroupmode>
        palSetPadMode(GPIOC, 9, PAL_MODE_ALTERNATE(2));
 8005c0e:	4884      	ldr	r0, [pc, #528]	; (8005e20 <cmd_led+0x300>)
 8005c10:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005c14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c18:	f7fc ff6a 	bl	8002af0 <_pal_lld_setgroupmode>
        pwmStart(&PWMD3, &pwmcfg);
 8005c1c:	4884      	ldr	r0, [pc, #528]	; (8005e30 <cmd_led+0x310>)
 8005c1e:	4986      	ldr	r1, [pc, #536]	; (8005e38 <cmd_led+0x318>)
 8005c20:	f7ff fdf6 	bl	8005810 <pwmStart>
        for (int i = 0; (argv[2][i] != '\0'); i++)
 8005c24:	68a0      	ldr	r0, [r4, #8]
 8005c26:	7803      	ldrb	r3, [r0, #0]
 8005c28:	b163      	cbz	r3, 8005c44 <cmd_led+0x124>
 8005c2a:	4f84      	ldr	r7, [pc, #528]	; (8005e3c <cmd_led+0x31c>)
 8005c2c:	4601      	mov	r1, r0
  bool test = true;
 8005c2e:	2201      	movs	r2, #1
          if (!isdigit((int)argv[2][i]))
 8005c30:	5cfd      	ldrb	r5, [r7, r3]
        for (int i = 0; (argv[2][i] != '\0'); i++)
 8005c32:	f811 3f01 	ldrb.w	r3, [r1, #1]!
            test = false;
 8005c36:	f015 0f04 	tst.w	r5, #4
 8005c3a:	bf08      	it	eq
 8005c3c:	2200      	moveq	r2, #0
        for (int i = 0; (argv[2][i] != '\0'); i++)
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1f6      	bne.n	8005c30 <cmd_led+0x110>
        if ((test == true) && (atoi(argv[2]) >= 100) && (atoi(argv[2]) <= 1000)) {
 8005c42:	b11a      	cbz	r2, 8005c4c <cmd_led+0x12c>
 8005c44:	f001 fc8c 	bl	8007560 <atoi>
 8005c48:	2863      	cmp	r0, #99	; 0x63
 8005c4a:	dc3c      	bgt.n	8005cc6 <cmd_led+0x1a6>
          chprintf(chp, "Usage: LED [RED|GREEN|BLUE] [STATIC|DYNAMIC] [ON-OFF|100-1000]\r\n");
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	497c      	ldr	r1, [pc, #496]	; (8005e40 <cmd_led+0x320>)
}
 8005c50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          chprintf(chp, "Usage: LED [RED|GREEN|BLUE] [STATIC|DYNAMIC] [ON-OFF|100-1000]\r\n");
 8005c54:	f7fd bad4 	b.w	8003200 <chprintf>
    if (!(strcmp(argv[0], "RED")) || !(strcmp(argv[0], "GREEN")) || !(strcmp(argv[0], "BLUE"))) {
 8005c58:	4972      	ldr	r1, [pc, #456]	; (8005e24 <cmd_led+0x304>)
 8005c5a:	4640      	mov	r0, r8
 8005c5c:	f7fb fbd4 	bl	8001408 <strcmp>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	f43f af6e 	beq.w	8005b42 <cmd_led+0x22>
 8005c66:	4970      	ldr	r1, [pc, #448]	; (8005e28 <cmd_led+0x308>)
 8005c68:	4640      	mov	r0, r8
 8005c6a:	f7fb fbcd 	bl	8001408 <strcmp>
 8005c6e:	2800      	cmp	r0, #0
 8005c70:	f43f af67 	beq.w	8005b42 <cmd_led+0x22>
 8005c74:	e7ea      	b.n	8005c4c <cmd_led+0x12c>
        else if (!(strcmp(argv[2], "OFF"))) {
 8005c76:	4973      	ldr	r1, [pc, #460]	; (8005e44 <cmd_led+0x324>)
 8005c78:	f7fb fbc6 	bl	8001408 <strcmp>
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	d1e5      	bne.n	8005c4c <cmd_led+0x12c>
          if (!(strcmp(argv[0], "RED"))) {
 8005c80:	2d00      	cmp	r5, #0
 8005c82:	d073      	beq.n	8005d6c <cmd_led+0x24c>
          else if (!(strcmp(argv[0], "GREEN"))) {
 8005c84:	4967      	ldr	r1, [pc, #412]	; (8005e24 <cmd_led+0x304>)
 8005c86:	4640      	mov	r0, r8
 8005c88:	f7fb fbbe 	bl	8001408 <strcmp>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	b148      	cbz	r0, 8005ca4 <cmd_led+0x184>
          else if (!(strcmp(argv[0], "BLUE"))) {
 8005c90:	4965      	ldr	r1, [pc, #404]	; (8005e28 <cmd_led+0x308>)
 8005c92:	4640      	mov	r0, r8
 8005c94:	f7fb fbb8 	bl	8001408 <strcmp>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	f000 8082 	beq.w	8005da4 <cmd_led+0x284>
}
 8005ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            ledPeriod = 0;
 8005ca4:	4a61      	ldr	r2, [pc, #388]	; (8005e2c <cmd_led+0x30c>)
            palSetLineMode(LED_GREEN_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005ca6:	4c5e      	ldr	r4, [pc, #376]	; (8005e20 <cmd_led+0x300>)
            pwmDisableChannel(&PWMD3, 2);
 8005ca8:	4861      	ldr	r0, [pc, #388]	; (8005e30 <cmd_led+0x310>)
            ledPeriod = 0;
 8005caa:	6013      	str	r3, [r2, #0]
            pwmDisableChannel(&PWMD3, 2);
 8005cac:	2102      	movs	r1, #2
 8005cae:	f7ff fd4f 	bl	8005750 <pwmDisableChannel>
            palSetLineMode(LED_GREEN_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005cba:	f7fc ff19 	bl	8002af0 <_pal_lld_setgroupmode>
            palClearLine(LED_GREEN_LINE);
 8005cbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cc2:	8363      	strh	r3, [r4, #26]
 8005cc4:	e7ec      	b.n	8005ca0 <cmd_led+0x180>
        if ((test == true) && (atoi(argv[2]) >= 100) && (atoi(argv[2]) <= 1000)) {
 8005cc6:	68a0      	ldr	r0, [r4, #8]
 8005cc8:	f001 fc4a 	bl	8007560 <atoi>
 8005ccc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005cd0:	dcbc      	bgt.n	8005c4c <cmd_led+0x12c>
          if (!(strcmp(argv[0], "RED"))) {
 8005cd2:	6826      	ldr	r6, [r4, #0]
 8005cd4:	4950      	ldr	r1, [pc, #320]	; (8005e18 <cmd_led+0x2f8>)
 8005cd6:	4630      	mov	r0, r6
 8005cd8:	f7fb fb96 	bl	8001408 <strcmp>
 8005cdc:	4605      	mov	r5, r0
 8005cde:	2800      	cmp	r0, #0
 8005ce0:	d071      	beq.n	8005dc6 <cmd_led+0x2a6>
          else if (!(strcmp(argv[0], "GREEN"))) {
 8005ce2:	4950      	ldr	r1, [pc, #320]	; (8005e24 <cmd_led+0x304>)
 8005ce4:	4630      	mov	r0, r6
 8005ce6:	f7fb fb8f 	bl	8001408 <strcmp>
 8005cea:	4605      	mov	r5, r0
 8005cec:	2800      	cmp	r0, #0
 8005cee:	f000 80b3 	beq.w	8005e58 <cmd_led+0x338>
          else if (!(strcmp(argv[0], "BLUE"))) {
 8005cf2:	494d      	ldr	r1, [pc, #308]	; (8005e28 <cmd_led+0x308>)
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	f7fb fb87 	bl	8001408 <strcmp>
 8005cfa:	4605      	mov	r5, r0
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	d1cf      	bne.n	8005ca0 <cmd_led+0x180>
            palSetLineMode(LED_BLUE_LINE, PAL_MODE_ALTERNATE(2));
 8005d00:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005d04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d08:	4845      	ldr	r0, [pc, #276]	; (8005e20 <cmd_led+0x300>)
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005d0a:	4e49      	ldr	r6, [pc, #292]	; (8005e30 <cmd_led+0x310>)
            palSetLineMode(LED_BLUE_LINE, PAL_MODE_ALTERNATE(2));
 8005d0c:	f7fc fef0 	bl	8002af0 <_pal_lld_setgroupmode>
            ledPeriod = atoi(argv[2]);
 8005d10:	68a0      	ldr	r0, [r4, #8]
 8005d12:	f001 fc25 	bl	8007560 <atoi>
 8005d16:	4a45      	ldr	r2, [pc, #276]	; (8005e2c <cmd_led+0x30c>)
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005d18:	eb00 0180 	add.w	r1, r0, r0, lsl #2
            ledPeriod = atoi(argv[2]);
 8005d1c:	4603      	mov	r3, r0
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005d1e:	0049      	lsls	r1, r1, #1
 8005d20:	4630      	mov	r0, r6
            ledPeriod = atoi(argv[2]);
 8005d22:	6013      	str	r3, [r2, #0]
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005d24:	f7ff fd5c 	bl	80057e0 <pwmChangePeriod>
            pwmEnableChannel(&PWMD3, 3, PWM_PERCENTAGE_TO_WIDTH(&PWMD3, 5000));
 8005d28:	68b1      	ldr	r1, [r6, #8]
 8005d2a:	4b47      	ldr	r3, [pc, #284]	; (8005e48 <cmd_led+0x328>)
 8005d2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d30:	fb02 f201 	mul.w	r2, r2, r1
 8005d34:	fba3 3202 	umull	r3, r2, r3, r2
 8005d38:	0b52      	lsrs	r2, r2, #13
 8005d3a:	2103      	movs	r1, #3
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	f7ff fd2f 	bl	80057a0 <pwmEnableChannel>
            red_led = 0;
 8005d42:	4a42      	ldr	r2, [pc, #264]	; (8005e4c <cmd_led+0x32c>)
            green_led = 0;
 8005d44:	4942      	ldr	r1, [pc, #264]	; (8005e50 <cmd_led+0x330>)
            blue_led = 1;
 8005d46:	4b43      	ldr	r3, [pc, #268]	; (8005e54 <cmd_led+0x334>)
            red_led = 0;
 8005d48:	6015      	str	r5, [r2, #0]
            blue_led = 1;
 8005d4a:	2201      	movs	r2, #1
            green_led = 0;
 8005d4c:	600d      	str	r5, [r1, #0]
            blue_led = 1;
 8005d4e:	601a      	str	r2, [r3, #0]
 8005d50:	e7a6      	b.n	8005ca0 <cmd_led+0x180>
            ledPeriod = 0;
 8005d52:	4a36      	ldr	r2, [pc, #216]	; (8005e2c <cmd_led+0x30c>)
            pwmDisableChannel(&PWMD3, 2);
 8005d54:	4836      	ldr	r0, [pc, #216]	; (8005e30 <cmd_led+0x310>)
            ledPeriod = 0;
 8005d56:	6013      	str	r3, [r2, #0]
            pwmDisableChannel(&PWMD3, 2);
 8005d58:	2102      	movs	r1, #2
 8005d5a:	f7ff fcf9 	bl	8005750 <pwmDisableChannel>
            palSetLineMode(LED_GREEN_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005d5e:	2201      	movs	r2, #1
 8005d60:	4631      	mov	r1, r6
 8005d62:	4628      	mov	r0, r5
 8005d64:	f7fc fec4 	bl	8002af0 <_pal_lld_setgroupmode>
            palSetLine(LED_GREEN_LINE);
 8005d68:	832e      	strh	r6, [r5, #24]
 8005d6a:	e799      	b.n	8005ca0 <cmd_led+0x180>
            ledPeriod = 0;
 8005d6c:	4b2f      	ldr	r3, [pc, #188]	; (8005e2c <cmd_led+0x30c>)
            palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005d6e:	4c2c      	ldr	r4, [pc, #176]	; (8005e20 <cmd_led+0x300>)
            pwmDisableChannel(&PWMD3, 0);
 8005d70:	482f      	ldr	r0, [pc, #188]	; (8005e30 <cmd_led+0x310>)
            ledPeriod = 0;
 8005d72:	601d      	str	r5, [r3, #0]
            pwmDisableChannel(&PWMD3, 0);
 8005d74:	4629      	mov	r1, r5
 8005d76:	f7ff fceb 	bl	8005750 <pwmDisableChannel>
            palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	2140      	movs	r1, #64	; 0x40
 8005d80:	f7fc feb6 	bl	8002af0 <_pal_lld_setgroupmode>
            palClearLine(LED_RED_LINE);
 8005d84:	2340      	movs	r3, #64	; 0x40
 8005d86:	8363      	strh	r3, [r4, #26]
 8005d88:	e78a      	b.n	8005ca0 <cmd_led+0x180>
            ledPeriod = 0;
 8005d8a:	4b28      	ldr	r3, [pc, #160]	; (8005e2c <cmd_led+0x30c>)
            pwmDisableChannel(&PWMD3, 0);
 8005d8c:	4828      	ldr	r0, [pc, #160]	; (8005e30 <cmd_led+0x310>)
            ledPeriod = 0;
 8005d8e:	6019      	str	r1, [r3, #0]
            pwmDisableChannel(&PWMD3, 0);
 8005d90:	f7ff fcde 	bl	8005750 <pwmDisableChannel>
            palSetLineMode(LED_RED_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005d94:	2201      	movs	r2, #1
 8005d96:	4641      	mov	r1, r8
 8005d98:	4628      	mov	r0, r5
 8005d9a:	f7fc fea9 	bl	8002af0 <_pal_lld_setgroupmode>
            palSetLine(LED_RED_LINE);
 8005d9e:	f8a5 8018 	strh.w	r8, [r5, #24]
 8005da2:	e77d      	b.n	8005ca0 <cmd_led+0x180>
            ledPeriod = 0;
 8005da4:	4a21      	ldr	r2, [pc, #132]	; (8005e2c <cmd_led+0x30c>)
            palSetLineMode(LED_BLUE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005da6:	4c1e      	ldr	r4, [pc, #120]	; (8005e20 <cmd_led+0x300>)
            pwmDisableChannel(&PWMD3, 3);
 8005da8:	4821      	ldr	r0, [pc, #132]	; (8005e30 <cmd_led+0x310>)
            ledPeriod = 0;
 8005daa:	6013      	str	r3, [r2, #0]
            pwmDisableChannel(&PWMD3, 3);
 8005dac:	2103      	movs	r1, #3
 8005dae:	f7ff fccf 	bl	8005750 <pwmDisableChannel>
            palSetLineMode(LED_BLUE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8005db2:	4620      	mov	r0, r4
 8005db4:	2201      	movs	r2, #1
 8005db6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005dba:	f7fc fe99 	bl	8002af0 <_pal_lld_setgroupmode>
            palClearLine(LED_BLUE_LINE);
 8005dbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005dc2:	8363      	strh	r3, [r4, #26]
 8005dc4:	e76c      	b.n	8005ca0 <cmd_led+0x180>
            palSetLineMode(LED_RED_LINE, PAL_MODE_ALTERNATE(2));
 8005dc6:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005dca:	2140      	movs	r1, #64	; 0x40
 8005dcc:	4814      	ldr	r0, [pc, #80]	; (8005e20 <cmd_led+0x300>)
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005dce:	4e18      	ldr	r6, [pc, #96]	; (8005e30 <cmd_led+0x310>)
            palSetLineMode(LED_RED_LINE, PAL_MODE_ALTERNATE(2));
 8005dd0:	f7fc fe8e 	bl	8002af0 <_pal_lld_setgroupmode>
            ledPeriod = atoi(argv[2]);
 8005dd4:	68a0      	ldr	r0, [r4, #8]
 8005dd6:	f001 fbc3 	bl	8007560 <atoi>
 8005dda:	4a14      	ldr	r2, [pc, #80]	; (8005e2c <cmd_led+0x30c>)
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005ddc:	eb00 0180 	add.w	r1, r0, r0, lsl #2
            ledPeriod = atoi(argv[2]);
 8005de0:	4603      	mov	r3, r0
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005de2:	0049      	lsls	r1, r1, #1
 8005de4:	4630      	mov	r0, r6
            ledPeriod = atoi(argv[2]);
 8005de6:	6013      	str	r3, [r2, #0]
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005de8:	f7ff fcfa 	bl	80057e0 <pwmChangePeriod>
            pwmEnableChannel(&PWMD3, 0, PWM_PERCENTAGE_TO_WIDTH(&PWMD3, 5000));
 8005dec:	68b1      	ldr	r1, [r6, #8]
 8005dee:	4b16      	ldr	r3, [pc, #88]	; (8005e48 <cmd_led+0x328>)
 8005df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005df4:	fb02 f201 	mul.w	r2, r2, r1
 8005df8:	fba3 3202 	umull	r3, r2, r3, r2
 8005dfc:	0b52      	lsrs	r2, r2, #13
 8005dfe:	4629      	mov	r1, r5
 8005e00:	4630      	mov	r0, r6
 8005e02:	f7ff fccd 	bl	80057a0 <pwmEnableChannel>
            red_led = 1;
 8005e06:	4a11      	ldr	r2, [pc, #68]	; (8005e4c <cmd_led+0x32c>)
            green_led = 0;
 8005e08:	4911      	ldr	r1, [pc, #68]	; (8005e50 <cmd_led+0x330>)
            blue_led = 0;
 8005e0a:	4b12      	ldr	r3, [pc, #72]	; (8005e54 <cmd_led+0x334>)
            red_led = 0;
 8005e0c:	600d      	str	r5, [r1, #0]
            green_led = 1;
 8005e0e:	2101      	movs	r1, #1
 8005e10:	6011      	str	r1, [r2, #0]
            blue_led = 0;
 8005e12:	601d      	str	r5, [r3, #0]
 8005e14:	e744      	b.n	8005ca0 <cmd_led+0x180>
 8005e16:	bf00      	nop
 8005e18:	08007afc 	.word	0x08007afc
 8005e1c:	08007f54 	.word	0x08007f54
 8005e20:	40020800 	.word	0x40020800
 8005e24:	08007b08 	.word	0x08007b08
 8005e28:	08007b00 	.word	0x08007b00
 8005e2c:	200014f0 	.word	0x200014f0
 8005e30:	20000d24 	.word	0x20000d24
 8005e34:	08007fa0 	.word	0x08007fa0
 8005e38:	20000838 	.word	0x20000838
 8005e3c:	08009891 	.word	0x08009891
 8005e40:	08007f5c 	.word	0x08007f5c
 8005e44:	08007ac4 	.word	0x08007ac4
 8005e48:	d1b71759 	.word	0xd1b71759
 8005e4c:	20001504 	.word	0x20001504
 8005e50:	200014e4 	.word	0x200014e4
 8005e54:	200011f0 	.word	0x200011f0
            palSetLineMode(LED_GREEN_LINE, PAL_MODE_ALTERNATE(2));
 8005e58:	f44f 7281 	mov.w	r2, #258	; 0x102
 8005e5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e60:	480f      	ldr	r0, [pc, #60]	; (8005ea0 <cmd_led+0x380>)
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005e62:	4e10      	ldr	r6, [pc, #64]	; (8005ea4 <cmd_led+0x384>)
            palSetLineMode(LED_GREEN_LINE, PAL_MODE_ALTERNATE(2));
 8005e64:	f7fc fe44 	bl	8002af0 <_pal_lld_setgroupmode>
            ledPeriod = atoi(argv[2]);
 8005e68:	68a0      	ldr	r0, [r4, #8]
 8005e6a:	f001 fb79 	bl	8007560 <atoi>
 8005e6e:	4a0e      	ldr	r2, [pc, #56]	; (8005ea8 <cmd_led+0x388>)
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005e70:	eb00 0180 	add.w	r1, r0, r0, lsl #2
            ledPeriod = atoi(argv[2]);
 8005e74:	4603      	mov	r3, r0
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005e76:	0049      	lsls	r1, r1, #1
 8005e78:	4630      	mov	r0, r6
            ledPeriod = atoi(argv[2]);
 8005e7a:	6013      	str	r3, [r2, #0]
            pwmChangePeriod(&PWMD3, 10 * ledPeriod);
 8005e7c:	f7ff fcb0 	bl	80057e0 <pwmChangePeriod>
            pwmEnableChannel(&PWMD3, 2, PWM_PERCENTAGE_TO_WIDTH(&PWMD3, 5000));
 8005e80:	68b1      	ldr	r1, [r6, #8]
 8005e82:	4b0a      	ldr	r3, [pc, #40]	; (8005eac <cmd_led+0x38c>)
 8005e84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e88:	fb02 f201 	mul.w	r2, r2, r1
 8005e8c:	fba3 3202 	umull	r3, r2, r3, r2
 8005e90:	0b52      	lsrs	r2, r2, #13
 8005e92:	2102      	movs	r1, #2
 8005e94:	4630      	mov	r0, r6
 8005e96:	f7ff fc83 	bl	80057a0 <pwmEnableChannel>
            red_led = 0;
 8005e9a:	4905      	ldr	r1, [pc, #20]	; (8005eb0 <cmd_led+0x390>)
            green_led = 1;
 8005e9c:	4a05      	ldr	r2, [pc, #20]	; (8005eb4 <cmd_led+0x394>)
 8005e9e:	e7b4      	b.n	8005e0a <cmd_led+0x2ea>
 8005ea0:	40020800 	.word	0x40020800
 8005ea4:	20000d24 	.word	0x20000d24
 8005ea8:	200014f0 	.word	0x200014f0
 8005eac:	d1b71759 	.word	0xd1b71759
 8005eb0:	20001504 	.word	0x20001504
 8005eb4:	200014e4 	.word	0x200014e4
	...

08005ec0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8005ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	b085      	sub	sp, #20
 8005ec6:	e9cd 3202 	strd	r3, r2, [sp, #8]
  qnotify_t nfy = oqp->q_notify;
 8005eca:	69c7      	ldr	r7, [r0, #28]
                      size_t n, sysinterval_t timeout) {
 8005ecc:	4604      	mov	r4, r0
 8005ece:	460e      	mov	r6, r1
 8005ed0:	4615      	mov	r5, r2
 8005ed2:	f04f 0920 	mov.w	r9, #32
 8005ed6:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 8005eda:	f7fd fb29 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005ede:	f7fd fb6f 	bl	80035c0 <_dbg_check_lock>

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8005ee2:	2d00      	cmp	r5, #0
 8005ee4:	d034      	beq.n	8005f50 <oqWriteTimeout+0x90>
 8005ee6:	9d03      	ldr	r5, [sp, #12]
 8005ee8:	f04f 0a00 	mov.w	sl, #0
 8005eec:	46b0      	mov	r8, r6
  if (n > oqGetEmptyI(oqp)) {
 8005eee:	68a3      	ldr	r3, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8005ef0:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
  if (n > oqGetEmptyI(oqp)) {
 8005ef4:	429d      	cmp	r5, r3
    n = oqGetEmptyI(oqp);
 8005ef6:	bf8c      	ite	hi
 8005ef8:	68a6      	ldrhi	r6, [r4, #8]
  if (n > oqGetEmptyI(oqp)) {
 8005efa:	462e      	movls	r6, r5
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8005efc:	1a12      	subs	r2, r2, r0
  if (n < s1) {
 8005efe:	42b2      	cmp	r2, r6
 8005f00:	d846      	bhi.n	8005f90 <oqWriteTimeout+0xd0>
  else if (n > s1) {
 8005f02:	d231      	bcs.n	8005f68 <oqWriteTimeout+0xa8>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8005f04:	4641      	mov	r1, r8
    s2 = n - s1;
 8005f06:	eba6 0b02 	sub.w	fp, r6, r2
 8005f0a:	9201      	str	r2, [sp, #4]
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8005f0c:	f7fb f9d8 	bl	80012c0 <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8005f10:	9a01      	ldr	r2, [sp, #4]
 8005f12:	68e0      	ldr	r0, [r4, #12]
 8005f14:	eb08 0102 	add.w	r1, r8, r2
 8005f18:	465a      	mov	r2, fp
 8005f1a:	f7fb f9d1 	bl	80012c0 <memcpy>
  oqp->q_counter -= n;
 8005f1e:	68a3      	ldr	r3, [r4, #8]
    oqp->q_wrptr = oqp->q_buffer + s2;
 8005f20:	68e2      	ldr	r2, [r4, #12]
  oqp->q_counter -= n;
 8005f22:	1b9b      	subs	r3, r3, r6
    oqp->q_wrptr = oqp->q_buffer + s2;
 8005f24:	445a      	add	r2, fp
 8005f26:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 8005f28:	60a3      	str	r3, [r4, #8]
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 8005f2a:	b10f      	cbz	r7, 8005f30 <oqWriteTimeout+0x70>
        nfy(oqp);
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	47b8      	blx	r7
  _dbg_check_unlock();
 8005f30:	f7fd fb36 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005f34:	f7fd faf4 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005f38:	f38a 8811 	msr	BASEPRI, sl
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8005f3c:	1bad      	subs	r5, r5, r6
      bp += done;
 8005f3e:	44b0      	add	r8, r6
 8005f40:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 8005f44:	f7fd faf4 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005f48:	f7fd fb3a 	bl	80035c0 <_dbg_check_lock>
  while (n > 0U) {
 8005f4c:	2d00      	cmp	r5, #0
 8005f4e:	d1ce      	bne.n	8005eee <oqWriteTimeout+0x2e>
  if (n > oqGetEmptyI(oqp)) {
 8005f50:	9d03      	ldr	r5, [sp, #12]
  _dbg_check_unlock();
 8005f52:	f7fd fb25 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005f56:	f7fd fae3 	bl	8003520 <_stats_stop_measure_crit_thd>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8005f60:	4628      	mov	r0, r5
 8005f62:	b005      	add	sp, #20
 8005f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8005f68:	4632      	mov	r2, r6
 8005f6a:	4641      	mov	r1, r8
 8005f6c:	f7fb f9a8 	bl	80012c0 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8005f70:	68e3      	ldr	r3, [r4, #12]
 8005f72:	6163      	str	r3, [r4, #20]
  oqp->q_counter -= n;
 8005f74:	68a3      	ldr	r3, [r4, #8]
 8005f76:	1b9b      	subs	r3, r3, r6
 8005f78:	60a3      	str	r3, [r4, #8]
    if (done == (size_t)0) {
 8005f7a:	2e00      	cmp	r6, #0
 8005f7c:	d1d5      	bne.n	8005f2a <oqWriteTimeout+0x6a>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8005f7e:	9902      	ldr	r1, [sp, #8]
 8005f80:	4620      	mov	r0, r4
 8005f82:	f7fd f905 	bl	8003190 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8005f86:	2800      	cmp	r0, #0
 8005f88:	d0b1      	beq.n	8005eee <oqWriteTimeout+0x2e>
 8005f8a:	9b03      	ldr	r3, [sp, #12]
 8005f8c:	1b5d      	subs	r5, r3, r5
 8005f8e:	e7e0      	b.n	8005f52 <oqWriteTimeout+0x92>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8005f90:	4632      	mov	r2, r6
 8005f92:	4641      	mov	r1, r8
 8005f94:	f7fb f994 	bl	80012c0 <memcpy>
    oqp->q_wrptr += n;
 8005f98:	6963      	ldr	r3, [r4, #20]
 8005f9a:	4433      	add	r3, r6
 8005f9c:	6163      	str	r3, [r4, #20]
 8005f9e:	e7e9      	b.n	8005f74 <oqWriteTimeout+0xb4>

08005fa0 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8005fa0:	3030      	adds	r0, #48	; 0x30
 8005fa2:	f7ff bf8d 	b.w	8005ec0 <oqWriteTimeout>
 8005fa6:	bf00      	nop
	...

08005fb0 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8005fb0:	3030      	adds	r0, #48	; 0x30
 8005fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb6:	f7ff bf83 	b.w	8005ec0 <oqWriteTimeout>
 8005fba:	bf00      	nop
 8005fbc:	0000      	movs	r0, r0
	...

08005fc0 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8005fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fc4:	2320      	movs	r3, #32
 8005fc6:	4605      	mov	r5, r0
 8005fc8:	4688      	mov	r8, r1
 8005fca:	4617      	mov	r7, r2
 8005fcc:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 8005fd0:	f7fd faae 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005fd4:	f7fd faf4 	bl	80035c0 <_dbg_check_lock>
 8005fd8:	e003      	b.n	8005fe2 <oqPutTimeout+0x22>
 8005fda:	f7fd f8d9 	bl	8003190 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 8005fde:	1e04      	subs	r4, r0, #0
 8005fe0:	db20      	blt.n	8006024 <oqPutTimeout+0x64>
  while (oqIsFullI(oqp)) {
 8005fe2:	68ae      	ldr	r6, [r5, #8]
 8005fe4:	4639      	mov	r1, r7
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	2e00      	cmp	r6, #0
 8005fea:	d0f6      	beq.n	8005fda <oqPutTimeout+0x1a>
  *oqp->q_wrptr++ = b;
 8005fec:	696a      	ldr	r2, [r5, #20]
  oqp->q_counter--;
 8005fee:	68ab      	ldr	r3, [r5, #8]
  *oqp->q_wrptr++ = b;
 8005ff0:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8005ff2:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 8005ff4:	6169      	str	r1, [r5, #20]
  oqp->q_counter--;
 8005ff6:	60ab      	str	r3, [r5, #8]
  *oqp->q_wrptr++ = b;
 8005ff8:	f882 8000 	strb.w	r8, [r2]
  if (oqp->q_wrptr >= oqp->q_top) {
 8005ffc:	e9d5 3204 	ldrd	r3, r2, [r5, #16]
 8006000:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 8006002:	bf24      	itt	cs
 8006004:	68eb      	ldrcs	r3, [r5, #12]
 8006006:	616b      	strcs	r3, [r5, #20]
  if (oqp->q_notify != NULL) {
 8006008:	69eb      	ldr	r3, [r5, #28]
 800600a:	b103      	cbz	r3, 800600e <oqPutTimeout+0x4e>
    oqp->q_notify(oqp);
 800600c:	4798      	blx	r3
  _dbg_check_unlock();
 800600e:	f7fd fac7 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8006012:	f7fd fa85 	bl	8003520 <_stats_stop_measure_crit_thd>
 8006016:	2000      	movs	r0, #0
 8006018:	f380 8811 	msr	BASEPRI, r0
 800601c:	4604      	mov	r4, r0
}
 800601e:	4620      	mov	r0, r4
 8006020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  _dbg_check_unlock();
 8006024:	f7fd fabc 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8006028:	f7fd fa7a 	bl	8003520 <_stats_stop_measure_crit_thd>
 800602c:	f386 8811 	msr	BASEPRI, r6
 8006030:	4620      	mov	r0, r4
 8006032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006036:	bf00      	nop
	...

08006040 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8006040:	3030      	adds	r0, #48	; 0x30
 8006042:	f7ff bfbd 	b.w	8005fc0 <oqPutTimeout>
 8006046:	bf00      	nop
	...

08006050 <_put.lto_priv.0>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8006050:	3030      	adds	r0, #48	; 0x30
 8006052:	f04f 32ff 	mov.w	r2, #4294967295
 8006056:	f7ff bfb3 	b.w	8005fc0 <oqPutTimeout>
 800605a:	bf00      	nop
 800605c:	0000      	movs	r0, r0
	...

08006060 <iqReadTimeout>:
                     size_t n, sysinterval_t timeout) {
 8006060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006064:	b085      	sub	sp, #20
 8006066:	e9cd 3202 	strd	r3, r2, [sp, #8]
  qnotify_t nfy = iqp->q_notify;
 800606a:	69c7      	ldr	r7, [r0, #28]
                     size_t n, sysinterval_t timeout) {
 800606c:	4604      	mov	r4, r0
 800606e:	460e      	mov	r6, r1
 8006070:	4615      	mov	r5, r2
 8006072:	f04f 0920 	mov.w	r9, #32
 8006076:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 800607a:	f7fd fa59 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800607e:	f7fd fa9f 	bl	80035c0 <_dbg_check_lock>
  while (n > 0U) {
 8006082:	2d00      	cmp	r5, #0
 8006084:	d034      	beq.n	80060f0 <iqReadTimeout+0x90>
 8006086:	9d03      	ldr	r5, [sp, #12]
 8006088:	f04f 0a00 	mov.w	sl, #0
 800608c:	46b0      	mov	r8, r6
  if (n > iqGetFullI(iqp)) {
 800608e:	68a3      	ldr	r3, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8006090:	69a1      	ldr	r1, [r4, #24]
 8006092:	6922      	ldr	r2, [r4, #16]
  if (n > iqGetFullI(iqp)) {
 8006094:	429d      	cmp	r5, r3
    n = iqGetFullI(iqp);
 8006096:	bf8c      	ite	hi
 8006098:	68a6      	ldrhi	r6, [r4, #8]
  if (n > iqGetFullI(iqp)) {
 800609a:	462e      	movls	r6, r5
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 800609c:	1a52      	subs	r2, r2, r1
  if (n < s1) {
 800609e:	42b2      	cmp	r2, r6
 80060a0:	d846      	bhi.n	8006130 <iqReadTimeout+0xd0>
  else if (n > s1) {
 80060a2:	d231      	bcs.n	8006108 <iqReadTimeout+0xa8>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 80060a4:	4640      	mov	r0, r8
    s2 = n - s1;
 80060a6:	eba6 0b02 	sub.w	fp, r6, r2
 80060aa:	9201      	str	r2, [sp, #4]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 80060ac:	f7fb f908 	bl	80012c0 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 80060b0:	9a01      	ldr	r2, [sp, #4]
 80060b2:	68e1      	ldr	r1, [r4, #12]
 80060b4:	eb08 0002 	add.w	r0, r8, r2
 80060b8:	465a      	mov	r2, fp
 80060ba:	f7fb f901 	bl	80012c0 <memcpy>
  iqp->q_counter -= n;
 80060be:	68a3      	ldr	r3, [r4, #8]
    iqp->q_rdptr = iqp->q_buffer + s2;
 80060c0:	68e2      	ldr	r2, [r4, #12]
  iqp->q_counter -= n;
 80060c2:	1b9b      	subs	r3, r3, r6
    iqp->q_rdptr = iqp->q_buffer + s2;
 80060c4:	445a      	add	r2, fp
 80060c6:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 80060c8:	60a3      	str	r3, [r4, #8]
      if (nfy != NULL) {
 80060ca:	b10f      	cbz	r7, 80060d0 <iqReadTimeout+0x70>
        nfy(iqp);
 80060cc:	4620      	mov	r0, r4
 80060ce:	47b8      	blx	r7
  _dbg_check_unlock();
 80060d0:	f7fd fa66 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80060d4:	f7fd fa24 	bl	8003520 <_stats_stop_measure_crit_thd>
 80060d8:	f38a 8811 	msr	BASEPRI, sl
      n  -= done;
 80060dc:	1bad      	subs	r5, r5, r6
      bp += done;
 80060de:	44b0      	add	r8, r6
 80060e0:	f389 8811 	msr	BASEPRI, r9
  _stats_start_measure_crit_thd();
 80060e4:	f7fd fa24 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80060e8:	f7fd fa6a 	bl	80035c0 <_dbg_check_lock>
  while (n > 0U) {
 80060ec:	2d00      	cmp	r5, #0
 80060ee:	d1ce      	bne.n	800608e <iqReadTimeout+0x2e>
  if (n > iqGetFullI(iqp)) {
 80060f0:	9d03      	ldr	r5, [sp, #12]
  _dbg_check_unlock();
 80060f2:	f7fd fa55 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80060f6:	f7fd fa13 	bl	8003520 <_stats_stop_measure_crit_thd>
 80060fa:	2300      	movs	r3, #0
 80060fc:	f383 8811 	msr	BASEPRI, r3
}
 8006100:	4628      	mov	r0, r5
 8006102:	b005      	add	sp, #20
 8006104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8006108:	4632      	mov	r2, r6
 800610a:	4640      	mov	r0, r8
 800610c:	f7fb f8d8 	bl	80012c0 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8006110:	68e3      	ldr	r3, [r4, #12]
 8006112:	61a3      	str	r3, [r4, #24]
  iqp->q_counter -= n;
 8006114:	68a3      	ldr	r3, [r4, #8]
 8006116:	1b9b      	subs	r3, r3, r6
 8006118:	60a3      	str	r3, [r4, #8]
    if (done == (size_t)0) {
 800611a:	2e00      	cmp	r6, #0
 800611c:	d1d5      	bne.n	80060ca <iqReadTimeout+0x6a>
 800611e:	9902      	ldr	r1, [sp, #8]
 8006120:	4620      	mov	r0, r4
 8006122:	f7fd f835 	bl	8003190 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8006126:	2800      	cmp	r0, #0
 8006128:	d0b1      	beq.n	800608e <iqReadTimeout+0x2e>
 800612a:	9b03      	ldr	r3, [sp, #12]
 800612c:	1b5d      	subs	r5, r3, r5
 800612e:	e7e0      	b.n	80060f2 <iqReadTimeout+0x92>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8006130:	4632      	mov	r2, r6
 8006132:	4640      	mov	r0, r8
 8006134:	f7fb f8c4 	bl	80012c0 <memcpy>
    iqp->q_rdptr += n;
 8006138:	69a3      	ldr	r3, [r4, #24]
 800613a:	4433      	add	r3, r6
 800613c:	61a3      	str	r3, [r4, #24]
 800613e:	e7e9      	b.n	8006114 <iqReadTimeout+0xb4>

08006140 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8006140:	300c      	adds	r0, #12
 8006142:	f7ff bf8d 	b.w	8006060 <iqReadTimeout>
 8006146:	bf00      	nop
	...

08006150 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8006150:	300c      	adds	r0, #12
 8006152:	f04f 33ff 	mov.w	r3, #4294967295
 8006156:	f7ff bf83 	b.w	8006060 <iqReadTimeout>
 800615a:	bf00      	nop
 800615c:	0000      	movs	r0, r0
	...

08006160 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	4605      	mov	r5, r0
 8006164:	460f      	mov	r7, r1
 8006166:	2320      	movs	r3, #32
 8006168:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_thd();
 800616c:	f7fd f9e0 	bl	8003530 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8006170:	f7fd fa26 	bl	80035c0 <_dbg_check_lock>
 8006174:	e003      	b.n	800617e <iqGetTimeout+0x1e>
 8006176:	f7fd f80b 	bl	8003190 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 800617a:	1e04      	subs	r4, r0, #0
 800617c:	db1e      	blt.n	80061bc <iqGetTimeout+0x5c>
  while (iqIsEmptyI(iqp)) {
 800617e:	68ae      	ldr	r6, [r5, #8]
 8006180:	4639      	mov	r1, r7
 8006182:	4628      	mov	r0, r5
 8006184:	2e00      	cmp	r6, #0
 8006186:	d0f6      	beq.n	8006176 <iqGetTimeout+0x16>
  b = *iqp->q_rdptr++;
 8006188:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 800618a:	68ab      	ldr	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 800618c:	6928      	ldr	r0, [r5, #16]
  b = *iqp->q_rdptr++;
 800618e:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8006190:	3b01      	subs	r3, #1
  if (iqp->q_rdptr >= iqp->q_top) {
 8006192:	4282      	cmp	r2, r0
  iqp->q_counter--;
 8006194:	60ab      	str	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8006196:	61aa      	str	r2, [r5, #24]
    iqp->q_rdptr = iqp->q_buffer;
 8006198:	bf28      	it	cs
 800619a:	68eb      	ldrcs	r3, [r5, #12]
  b = *iqp->q_rdptr++;
 800619c:	780c      	ldrb	r4, [r1, #0]
    iqp->q_rdptr = iqp->q_buffer;
 800619e:	bf28      	it	cs
 80061a0:	61ab      	strcs	r3, [r5, #24]
  if (iqp->q_notify != NULL) {
 80061a2:	69eb      	ldr	r3, [r5, #28]
 80061a4:	b10b      	cbz	r3, 80061aa <iqGetTimeout+0x4a>
    iqp->q_notify(iqp);
 80061a6:	4628      	mov	r0, r5
 80061a8:	4798      	blx	r3
  _dbg_check_unlock();
 80061aa:	f7fd f9f9 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80061ae:	f7fd f9b7 	bl	8003520 <_stats_stop_measure_crit_thd>
 80061b2:	2300      	movs	r3, #0
 80061b4:	f383 8811 	msr	BASEPRI, r3
}
 80061b8:	4620      	mov	r0, r4
 80061ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  _dbg_check_unlock();
 80061bc:	f7fd f9f0 	bl	80035a0 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80061c0:	f7fd f9ae 	bl	8003520 <_stats_stop_measure_crit_thd>
 80061c4:	f386 8811 	msr	BASEPRI, r6
 80061c8:	4620      	mov	r0, r4
 80061ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061cc:	0000      	movs	r0, r0
	...

080061d0 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 80061d0:	300c      	adds	r0, #12
 80061d2:	f7ff bfc5 	b.w	8006160 <iqGetTimeout>
 80061d6:	bf00      	nop
	...

080061e0 <_get.lto_priv.0>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80061e0:	300c      	adds	r0, #12
 80061e2:	f04f 31ff 	mov.w	r1, #4294967295
 80061e6:	f7ff bfbb 	b.w	8006160 <iqGetTimeout>
 80061ea:	bf00      	nop
 80061ec:	0000      	movs	r0, r0
	...

080061f0 <__early_init>:

static void stm32_gpio_init(void) {

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB1(STM32_GPIO_EN_MASK);
 80061f0:	4a62      	ldr	r2, [pc, #392]	; (800637c <__early_init+0x18c>)
  gpiop->OTYPER  = config->otyper;
 80061f2:	4863      	ldr	r0, [pc, #396]	; (8006380 <__early_init+0x190>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
 80061f4:	6913      	ldr	r3, [r2, #16]
  gpiop->OTYPER  = config->otyper;
 80061f6:	4963      	ldr	r1, [pc, #396]	; (8006384 <__early_init+0x194>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
 80061f8:	f043 031f 	orr.w	r3, r3, #31
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 80061fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  rccResetAHB1(STM32_GPIO_EN_MASK);
 80061fe:	6113      	str	r3, [r2, #16]
 8006200:	6913      	ldr	r3, [r2, #16]
  gpiop->PUPDR   = config->pupdr;
 8006202:	4f61      	ldr	r7, [pc, #388]	; (8006388 <__early_init+0x198>)
  gpiop->MODER   = config->moder;
 8006204:	4e61      	ldr	r6, [pc, #388]	; (800638c <__early_init+0x19c>)
  gpiop->OTYPER  = config->otyper;
 8006206:	4d62      	ldr	r5, [pc, #392]	; (8006390 <__early_init+0x1a0>)
 8006208:	4c62      	ldr	r4, [pc, #392]	; (8006394 <__early_init+0x1a4>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
 800620a:	f023 031f 	bic.w	r3, r3, #31
 800620e:	6113      	str	r3, [r2, #16]
 8006210:	6913      	ldr	r3, [r2, #16]
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 8006212:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006214:	f043 031f 	orr.w	r3, r3, #31
 8006218:	6313      	str	r3, [r2, #48]	; 0x30
 800621a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800621c:	f043 031f 	orr.w	r3, r3, #31
 8006220:	6513      	str	r3, [r2, #80]	; 0x50
  gpiop->OSPEEDR = config->ospeedr;
 8006222:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
  gpiop->OTYPER  = config->otyper;
 8006226:	2300      	movs	r3, #0
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 8006228:	f8d2 e050 	ldr.w	lr, [r2, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
 800622c:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800622e:	f8c0 c008 	str.w	ip, [r0, #8]
  gpiop->ODR     = config->odr;
 8006232:	f64f 7cdf 	movw	ip, #65503	; 0xffdf
  gpiop->PUPDR   = config->pupdr;
 8006236:	60c7      	str	r7, [r0, #12]
  gpiop->ODR     = config->odr;
 8006238:	f8c0 c014 	str.w	ip, [r0, #20]
  gpiop->AFRL    = config->afrl;
 800623c:	f44f 47ee 	mov.w	r7, #30464	; 0x7700
  gpiop->AFRH    = config->afrh;
 8006240:	f44f 2c2a 	mov.w	ip, #696320	; 0xaa000
  gpiop->AFRL    = config->afrl;
 8006244:	6207      	str	r7, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8006246:	f8c0 c024 	str.w	ip, [r0, #36]	; 0x24
  gpiop->OSPEEDR = config->ospeedr;
 800624a:	f04f 37ff 	mov.w	r7, #4294967295
  gpiop->MODER   = config->moder;
 800624e:	6006      	str	r6, [r0, #0]
  gpiop->PUPDR   = config->pupdr;
 8006250:	f04f 3c55 	mov.w	ip, #1431655765	; 0x55555555
  gpiop->ODR     = config->odr;
 8006254:	f64f 76ff 	movw	r6, #65535	; 0xffff
  gpiop->MODER   = config->moder;
 8006258:	2080      	movs	r0, #128	; 0x80
  gpiop->OTYPER  = config->otyper;
 800625a:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800625c:	608f      	str	r7, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800625e:	f8c1 c00c 	str.w	ip, [r1, #12]
  gpiop->ODR     = config->odr;
 8006262:	614e      	str	r6, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8006264:	620b      	str	r3, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8006266:	624b      	str	r3, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8006268:	6008      	str	r0, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 800626a:	484b      	ldr	r0, [pc, #300]	; (8006398 <__early_init+0x1a8>)
  gpiop->PUPDR   = config->pupdr;
 800626c:	494b      	ldr	r1, [pc, #300]	; (800639c <__early_init+0x1ac>)
  gpiop->OTYPER  = config->otyper;
 800626e:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8006270:	60af      	str	r7, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
 8006272:	60e9      	str	r1, [r5, #12]
  gpiop->OTYPER  = config->otyper;
 8006274:	494a      	ldr	r1, [pc, #296]	; (80063a0 <__early_init+0x1b0>)
  gpiop->ODR     = config->odr;
 8006276:	616e      	str	r6, [r5, #20]
  gpiop->AFRL    = config->afrl;
 8006278:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
 800627a:	626b      	str	r3, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800627c:	602b      	str	r3, [r5, #0]
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800627e:	f5a5 35cc 	sub.w	r5, r5, #104448	; 0x19800
  gpiop->OTYPER  = config->otyper;
 8006282:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8006284:	60a7      	str	r7, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 8006286:	f8c4 c00c 	str.w	ip, [r4, #12]
  gpiop->ODR     = config->odr;
 800628a:	6166      	str	r6, [r4, #20]
  gpiop->AFRL    = config->afrl;
 800628c:	6223      	str	r3, [r4, #32]
  gpiop->AFRH    = config->afrh;
 800628e:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8006290:	6023      	str	r3, [r4, #0]
  gpiop->OTYPER  = config->otyper;
 8006292:	6043      	str	r3, [r0, #4]
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8006294:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  gpiop->OSPEEDR = config->ospeedr;
 8006298:	6087      	str	r7, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 800629a:	f8c0 c00c 	str.w	ip, [r0, #12]
  gpiop->ODR     = config->odr;
 800629e:	6146      	str	r6, [r0, #20]
  gpiop->PUPDR   = config->pupdr;
 80062a0:	f1ac 0c05 	sub.w	ip, ip, #5
  gpiop->AFRL    = config->afrl;
 80062a4:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 80062a6:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80062a8:	6003      	str	r3, [r0, #0]
  PWR->CR = STM32_VOS;
 80062aa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  gpiop->OTYPER  = config->otyper;
 80062ae:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80062b0:	608f      	str	r7, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 80062b2:	f8c1 c00c 	str.w	ip, [r1, #12]
  gpiop->ODR     = config->odr;
 80062b6:	614e      	str	r6, [r1, #20]
  gpiop->AFRL    = config->afrl;
 80062b8:	620b      	str	r3, [r1, #32]
  gpiop->AFRH    = config->afrh;
 80062ba:	624b      	str	r3, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80062bc:	600b      	str	r3, [r1, #0]
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 80062be:	6414      	str	r4, [r2, #64]	; 0x40
  PWR->CR = STM32_VOS;
 80062c0:	6028      	str	r0, [r5, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80062c2:	6813      	ldr	r3, [r2, #0]
 80062c4:	f043 0301 	orr.w	r3, r3, #1
 80062c8:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80062ca:	6813      	ldr	r3, [r2, #0]
 80062cc:	079d      	lsls	r5, r3, #30
 80062ce:	d5fc      	bpl.n	80062ca <__early_init+0xda>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 80062d0:	6891      	ldr	r1, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80062d2:	4b2a      	ldr	r3, [pc, #168]	; (800637c <__early_init+0x18c>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 80062d4:	f021 0103 	bic.w	r1, r1, #3
 80062d8:	6091      	str	r1, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80062da:	6899      	ldr	r1, [r3, #8]
 80062dc:	f011 010c 	ands.w	r1, r1, #12
 80062e0:	d1fb      	bne.n	80062da <__early_init+0xea>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 80062e2:	6818      	ldr	r0, [r3, #0]
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80062e4:	4a25      	ldr	r2, [pc, #148]	; (800637c <__early_init+0x18c>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 80062e6:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
 80062ea:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 80062ec:	6099      	str	r1, [r3, #8]
  RCC->CSR |= RCC_CSR_LSION;
 80062ee:	6f59      	ldr	r1, [r3, #116]	; 0x74
 80062f0:	f041 0101 	orr.w	r1, r1, #1
 80062f4:	6759      	str	r1, [r3, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80062f6:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80062f8:	079c      	lsls	r4, r3, #30
 80062fa:	d5fc      	bpl.n	80062f6 <__early_init+0x106>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 80062fc:	4b29      	ldr	r3, [pc, #164]	; (80063a4 <__early_init+0x1b4>)
 80062fe:	6053      	str	r3, [r2, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 8006300:	6813      	ldr	r3, [r2, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8006302:	4929      	ldr	r1, [pc, #164]	; (80063a8 <__early_init+0x1b8>)
  RCC->CR |= RCC_CR_PLLON;
 8006304:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006308:	6013      	str	r3, [r2, #0]
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800630a:	684b      	ldr	r3, [r1, #4]
 800630c:	0458      	lsls	r0, r3, #17
 800630e:	d5fc      	bpl.n	800630a <__early_init+0x11a>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 8006310:	4b1a      	ldr	r3, [pc, #104]	; (800637c <__early_init+0x18c>)
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	0192      	lsls	r2, r2, #6
 8006316:	d5fc      	bpl.n	8006312 <__early_init+0x122>
    ;
#endif /* STM32_ACTIVATE_PLLSAI */

  /* Other clock-related settings (dividers, MCO etc).*/
#if !defined(STM32F413xx)
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 8006318:	4924      	ldr	r1, [pc, #144]	; (80063ac <__early_init+0x1bc>)
 800631a:	6099      	str	r1, [r3, #8]

  /* Flash setup.*/
#if !defined(STM32_REMOVE_REVISION_A_FIX)
  /* Some old revisions of F4x MCUs randomly crashes with compiler
     optimizations enabled AND flash caches enabled. */
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 800631c:	4a24      	ldr	r2, [pc, #144]	; (80063b0 <__early_init+0x1c0>)
    RCC->DCKCFGR = dckcfgr |
 800631e:	2103      	movs	r1, #3
 8006320:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 8006324:	6812      	ldr	r2, [r2, #0]
 8006326:	4b23      	ldr	r3, [pc, #140]	; (80063b4 <__early_init+0x1c4>)
 8006328:	429a      	cmp	r2, r3
 800632a:	d01d      	beq.n	8006368 <__early_init+0x178>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 800632c:	4b22      	ldr	r3, [pc, #136]	; (80063b8 <__early_init+0x1c8>)
 800632e:	f240 7202 	movw	r2, #1794	; 0x702
 8006332:	601a      	str	r2, [r3, #0]
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif
  while ((FLASH->ACR & FLASH_ACR_LATENCY_Msk) !=
 8006334:	4a20      	ldr	r2, [pc, #128]	; (80063b8 <__early_init+0x1c8>)
 8006336:	6813      	ldr	r3, [r2, #0]
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	2b02      	cmp	r3, #2
 800633e:	d1fa      	bne.n	8006336 <__early_init+0x146>
         (STM32_FLASHBITS & FLASH_ACR_LATENCY_Msk)) {
  }

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8006340:	4b0e      	ldr	r3, [pc, #56]	; (800637c <__early_init+0x18c>)
 8006342:	689a      	ldr	r2, [r3, #8]
 8006344:	f042 0202 	orr.w	r2, r2, #2
 8006348:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	f002 020c 	and.w	r2, r2, #12
 8006350:	2a08      	cmp	r2, #8
 8006352:	d1fa      	bne.n	800634a <__early_init+0x15a>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
 8006354:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006356:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800635a:	645a      	str	r2, [r3, #68]	; 0x44
 800635c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800635e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006362:	665a      	str	r2, [r3, #100]	; 0x64
 8006364:	6e5b      	ldr	r3, [r3, #100]	; 0x64

  stm32_gpio_init();
  stm32_clock_init();
}
 8006366:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 8006368:	4a14      	ldr	r2, [pc, #80]	; (80063bc <__early_init+0x1cc>)
 800636a:	4b15      	ldr	r3, [pc, #84]	; (80063c0 <__early_init+0x1d0>)
 800636c:	6812      	ldr	r2, [r2, #0]
 800636e:	429a      	cmp	r2, r3
 8006370:	d1dc      	bne.n	800632c <__early_init+0x13c>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
 8006372:	4b11      	ldr	r3, [pc, #68]	; (80063b8 <__early_init+0x1c8>)
 8006374:	f44f 7281 	mov.w	r2, #258	; 0x102
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	e7db      	b.n	8006334 <__early_init+0x144>
 800637c:	40023800 	.word	0x40023800
 8006380:	40020000 	.word	0x40020000
 8006384:	40020400 	.word	0x40020400
 8006388:	64155105 	.word	0x64155105
 800638c:	2a8004a0 	.word	0x2a8004a0
 8006390:	40020800 	.word	0x40020800
 8006394:	40020c00 	.word	0x40020c00
 8006398:	40021000 	.word	0x40021000
 800639c:	01555555 	.word	0x01555555
 80063a0:	40021c00 	.word	0x40021c00
 80063a4:	07015410 	.word	0x07015410
 80063a8:	40007000 	.word	0x40007000
 80063ac:	38881000 	.word	0x38881000
 80063b0:	e0042000 	.word	0xe0042000
 80063b4:	20006411 	.word	0x20006411
 80063b8:	40023c00 	.word	0x40023c00
 80063bc:	e000ed00 	.word	0xe000ed00
 80063c0:	410fc241 	.word	0x410fc241
	...

080063d0 <VectorD8>:
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 80063d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = sdp->usart;
 80063d4:	4c86      	ldr	r4, [pc, #536]	; (80065f0 <VectorD8+0x220>)
  OSAL_IRQ_PROLOGUE();
 80063d6:	f7fc f913 	bl	8002600 <_stats_increase_irq>
 80063da:	f7fc fa71 	bl	80028c0 <_dbg_check_enter_isr>
  USART_TypeDef *u = sdp->usart;
 80063de:	6f66      	ldr	r6, [r4, #116]	; 0x74
  uint16_t cr1 = u->CR1;
 80063e0:	f8d6 800c 	ldr.w	r8, [r6, #12]
  uint16_t sr = u->SR;
 80063e4:	6833      	ldr	r3, [r6, #0]
  if (sr & USART_SR_LBD) {
 80063e6:	05da      	lsls	r2, r3, #23
  uint16_t sr = u->SR;
 80063e8:	b29d      	uxth	r5, r3
  if (sr & USART_SR_LBD) {
 80063ea:	f100 8089 	bmi.w	8006500 <VectorD8+0x130>
 80063ee:	2320      	movs	r3, #32
 80063f0:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 80063f4:	f7fc f96c 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 80063f8:	f7fc fa92 	bl	8002920 <_dbg_check_lock_from_isr>
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80063fc:	f015 0f2f 	tst.w	r5, #47	; 0x2f
 8006400:	d054      	beq.n	80064ac <VectorD8+0xdc>
  chEvtBroadcastFlagsI(esp, flags);
 8006402:	4f7c      	ldr	r7, [pc, #496]	; (80065f4 <VectorD8+0x224>)

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8006404:	f04f 0a00 	mov.w	sl, #0
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
 8006408:	f107 0908 	add.w	r9, r7, #8
 800640c:	e008      	b.n	8006420 <VectorD8+0x50>
    if (sr & USART_SR_RXNE)
 800640e:	06a8      	lsls	r0, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 8006410:	f8d6 b004 	ldr.w	fp, [r6, #4]
    if (sr & USART_SR_RXNE)
 8006414:	d41e      	bmi.n	8006454 <VectorD8+0x84>
    sr = u->SR;
 8006416:	6833      	ldr	r3, [r6, #0]
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8006418:	f013 0f2f 	tst.w	r3, #47	; 0x2f
    sr = u->SR;
 800641c:	b29d      	uxth	r5, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800641e:	d045      	beq.n	80064ac <VectorD8+0xdc>
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 8006420:	072b      	lsls	r3, r5, #28
 8006422:	d0f4      	beq.n	800640e <VectorD8+0x3e>
    sts |= SD_OVERRUN_ERROR;
 8006424:	f015 0f08 	tst.w	r5, #8
 8006428:	bf0c      	ite	eq
 800642a:	2100      	moveq	r1, #0
 800642c:	2180      	movne	r1, #128	; 0x80
  if (sr & USART_SR_PE)
 800642e:	07e8      	lsls	r0, r5, #31
    sts |= SD_PARITY_ERROR;
 8006430:	bf48      	it	mi
 8006432:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_FE)
 8006436:	07aa      	lsls	r2, r5, #30
    sts |= SD_FRAMING_ERROR;
 8006438:	bf48      	it	mi
 800643a:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (sr & USART_SR_NE)
 800643e:	076b      	lsls	r3, r5, #29
    sts |= SD_NOISE_ERROR;
 8006440:	bf48      	it	mi
 8006442:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
 8006446:	4638      	mov	r0, r7
 8006448:	f7fc f9e2 	bl	8002810 <chEvtBroadcastFlagsI>
    if (sr & USART_SR_RXNE)
 800644c:	06a8      	lsls	r0, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 800644e:	f8d6 b004 	ldr.w	fp, [r6, #4]
    if (sr & USART_SR_RXNE)
 8006452:	d5e0      	bpl.n	8006416 <VectorD8+0x46>
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
 8006454:	f7fc f954 	bl	8002700 <chDbgCheckClassI>
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8006458:	6963      	ldr	r3, [r4, #20]
    b = (uint8_t)u->DR & sdp->rxmask;
 800645a:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
 800645e:	2b00      	cmp	r3, #0
 8006460:	d03b      	beq.n	80064da <VectorD8+0x10a>
  osalDbgCheckClassI();
 8006462:	f7fc f94d 	bl	8002700 <chDbgCheckClassI>
  if (!iqIsFullI(iqp)) {
 8006466:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 800646a:	4293      	cmp	r3, r2
 800646c:	d03f      	beq.n	80064ee <VectorD8+0x11e>
    iqp->q_counter++;
 800646e:	6962      	ldr	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 8006470:	1c59      	adds	r1, r3, #1
    iqp->q_counter++;
 8006472:	3201      	adds	r2, #1
 8006474:	ea05 0b0b 	and.w	fp, r5, fp
 8006478:	6162      	str	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 800647a:	6221      	str	r1, [r4, #32]
 800647c:	f883 b000 	strb.w	fp, [r3]
    if (iqp->q_wrptr >= iqp->q_top) {
 8006480:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8006484:	429a      	cmp	r2, r3
 8006486:	d301      	bcc.n	800648c <VectorD8+0xbc>
      iqp->q_wrptr = iqp->q_buffer;
 8006488:	69a3      	ldr	r3, [r4, #24]
 800648a:	6223      	str	r3, [r4, #32]
  return (bool)(tqp->next != (const thread_t *)tqp);
 800648c:	68e0      	ldr	r0, [r4, #12]
 800648e:	4548      	cmp	r0, r9
 8006490:	d0c1      	beq.n	8006416 <VectorD8+0x46>
  tqp->next             = tp->queue.next;
 8006492:	6803      	ldr	r3, [r0, #0]
 8006494:	60e3      	str	r3, [r4, #12]
  tqp->next->queue.prev = (thread_t *)tqp;
 8006496:	f8c3 9004 	str.w	r9, [r3, #4]
 800649a:	f8c0 a024 	str.w	sl, [r0, #36]	; 0x24
  (void) chSchReadyI(tp);
 800649e:	f7fc f99f 	bl	80027e0 <chSchReadyI>
    sr = u->SR;
 80064a2:	6833      	ldr	r3, [r6, #0]
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80064a4:	f013 0f2f 	tst.w	r3, #47	; 0x2f
    sr = u->SR;
 80064a8:	b29d      	uxth	r5, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80064aa:	d1b9      	bne.n	8006420 <VectorD8+0x50>
  _dbg_check_unlock_from_isr();
 80064ac:	f7fc fa20 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80064b0:	f7fc f8fe 	bl	80026b0 <_stats_stop_measure_crit_isr>
 80064b4:	2300      	movs	r3, #0
 80064b6:	f383 8811 	msr	BASEPRI, r3
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 80064ba:	f018 0f80 	tst.w	r8, #128	; 0x80
 80064be:	d001      	beq.n	80064c4 <VectorD8+0xf4>
 80064c0:	062a      	lsls	r2, r5, #24
 80064c2:	d434      	bmi.n	800652e <VectorD8+0x15e>
  if ((cr1 & USART_CR1_TCIE) && (sr & USART_SR_TC)) {
 80064c4:	f018 0f40 	tst.w	r8, #64	; 0x40
 80064c8:	d001      	beq.n	80064ce <VectorD8+0xfe>
 80064ca:	066b      	lsls	r3, r5, #25
 80064cc:	d45e      	bmi.n	800658c <VectorD8+0x1bc>
  OSAL_IRQ_EPILOGUE();
 80064ce:	f7fc f9df 	bl	8002890 <_dbg_check_leave_isr>
}
 80064d2:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 80064d6:	f7fc b86b 	b.w	80025b0 <_port_irq_epilogue>
 80064da:	2104      	movs	r1, #4
 80064dc:	4638      	mov	r0, r7
 80064de:	f7fc f997 	bl	8002810 <chEvtBroadcastFlagsI>
  osalDbgCheckClassI();
 80064e2:	f7fc f90d 	bl	8002700 <chDbgCheckClassI>
  if (!iqIsFullI(iqp)) {
 80064e6:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d1bf      	bne.n	800646e <VectorD8+0x9e>
 80064ee:	6962      	ldr	r2, [r4, #20]
 80064f0:	2a00      	cmp	r2, #0
 80064f2:	d0bc      	beq.n	800646e <VectorD8+0x9e>
 80064f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80064f8:	4638      	mov	r0, r7
 80064fa:	f7fc f989 	bl	8002810 <chEvtBroadcastFlagsI>
 80064fe:	e78a      	b.n	8006416 <VectorD8+0x46>
 8006500:	2320      	movs	r3, #32
 8006502:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8006506:	f7fc f8e3 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 800650a:	f7fc fa09 	bl	8002920 <_dbg_check_lock_from_isr>
 800650e:	1d20      	adds	r0, r4, #4
 8006510:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006514:	f7fc f97c 	bl	8002810 <chEvtBroadcastFlagsI>
    u->SR = ~USART_SR_LBD;
 8006518:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800651c:	6033      	str	r3, [r6, #0]
  _dbg_check_unlock_from_isr();
 800651e:	f7fc f9e7 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8006522:	f7fc f8c5 	bl	80026b0 <_stats_stop_measure_crit_isr>
 8006526:	2300      	movs	r3, #0
 8006528:	f383 8811 	msr	BASEPRI, r3
 800652c:	e75f      	b.n	80063ee <VectorD8+0x1e>
 800652e:	2320      	movs	r3, #32
 8006530:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8006534:	f7fc f8cc 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8006538:	f7fc f9f2 	bl	8002920 <_dbg_check_lock_from_isr>
  osalDbgCheckClassI();
 800653c:	f7fc f8e0 	bl	8002700 <chDbgCheckClassI>
  if (!oqIsEmptyI(oqp)) {
 8006540:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
 8006544:	429a      	cmp	r2, r3
 8006546:	d039      	beq.n	80065bc <VectorD8+0x1ec>
    oqp->q_counter++;
 8006548:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    if (oqp->q_rdptr >= oqp->q_top) {
 800654a:	6c21      	ldr	r1, [r4, #64]	; 0x40
    b = *oqp->q_rdptr++;
 800654c:	1c58      	adds	r0, r3, #1
    oqp->q_counter++;
 800654e:	3201      	adds	r2, #1
 8006550:	63a2      	str	r2, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
 8006552:	64a0      	str	r0, [r4, #72]	; 0x48
    if (oqp->q_rdptr >= oqp->q_top) {
 8006554:	4288      	cmp	r0, r1
    b = *oqp->q_rdptr++;
 8006556:	781f      	ldrb	r7, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 8006558:	d301      	bcc.n	800655e <VectorD8+0x18e>
      oqp->q_rdptr = oqp->q_buffer;
 800655a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800655c:	64a3      	str	r3, [r4, #72]	; 0x48
  return (bool)(tqp->next != (const thread_t *)tqp);
 800655e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006560:	4b25      	ldr	r3, [pc, #148]	; (80065f8 <VectorD8+0x228>)
 8006562:	4298      	cmp	r0, r3
 8006564:	d006      	beq.n	8006574 <VectorD8+0x1a4>
  tqp->next             = tp->queue.next;
 8006566:	6802      	ldr	r2, [r0, #0]
 8006568:	6322      	str	r2, [r4, #48]	; 0x30
  tp->u.rdymsg = msg;
 800656a:	2100      	movs	r1, #0
  tqp->next->queue.prev = (thread_t *)tqp;
 800656c:	6053      	str	r3, [r2, #4]
 800656e:	6241      	str	r1, [r0, #36]	; 0x24
  (void) chSchReadyI(tp);
 8006570:	f7fc f936 	bl	80027e0 <chSchReadyI>
      u->DR = b;
 8006574:	6077      	str	r7, [r6, #4]
  _dbg_check_unlock_from_isr();
 8006576:	f7fc f9bb 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 800657a:	f7fc f899 	bl	80026b0 <_stats_stop_measure_crit_isr>
 800657e:	2300      	movs	r3, #0
 8006580:	f383 8811 	msr	BASEPRI, r3
  if ((cr1 & USART_CR1_TCIE) && (sr & USART_SR_TC)) {
 8006584:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006588:	d0a1      	beq.n	80064ce <VectorD8+0xfe>
 800658a:	e79e      	b.n	80064ca <VectorD8+0xfa>
 800658c:	2320      	movs	r3, #32
 800658e:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8006592:	f7fc f89d 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8006596:	f7fc f9c3 	bl	8002920 <_dbg_check_lock_from_isr>
    if (oqIsEmptyI(&sdp->oqueue)) {
 800659a:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
 800659e:	429a      	cmp	r2, r3
 80065a0:	d019      	beq.n	80065d6 <VectorD8+0x206>
  _dbg_check_unlock_from_isr();
 80065a2:	f7fc f9a5 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80065a6:	f7fc f883 	bl	80026b0 <_stats_stop_measure_crit_isr>
 80065aa:	2300      	movs	r3, #0
 80065ac:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80065b0:	f7fc f96e 	bl	8002890 <_dbg_check_leave_isr>
}
 80065b4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 80065b8:	f7fb bffa 	b.w	80025b0 <_port_irq_epilogue>
  if (!oqIsEmptyI(oqp)) {
 80065bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80065be:	2a00      	cmp	r2, #0
 80065c0:	d0c2      	beq.n	8006548 <VectorD8+0x178>
 80065c2:	480c      	ldr	r0, [pc, #48]	; (80065f4 <VectorD8+0x224>)
 80065c4:	2108      	movs	r1, #8
 80065c6:	f7fc f923 	bl	8002810 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TXEIE;
 80065ca:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80065ce:	ea08 0303 	and.w	r3, r8, r3
 80065d2:	60f3      	str	r3, [r6, #12]
 80065d4:	e7cf      	b.n	8006576 <VectorD8+0x1a6>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80065d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d0e2      	beq.n	80065a2 <VectorD8+0x1d2>
 80065dc:	4805      	ldr	r0, [pc, #20]	; (80065f4 <VectorD8+0x224>)
 80065de:	2110      	movs	r1, #16
 80065e0:	f7fc f916 	bl	8002810 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TCIE;
 80065e4:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80065e8:	ea08 0303 	and.w	r3, r8, r3
 80065ec:	60f3      	str	r3, [r6, #12]
 80065ee:	e7d8      	b.n	80065a2 <VectorD8+0x1d2>
 80065f0:	20000d5c 	.word	0x20000d5c
 80065f4:	20000d60 	.word	0x20000d60
 80065f8:	20000d8c 	.word	0x20000d8c
 80065fc:	00000000 	.word	0x00000000

08006600 <Vector108>:
OSAL_IRQ_HANDLER(STM32_TIM5_HANDLER) {
 8006600:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8006602:	f7fb fffd 	bl	8002600 <_stats_increase_irq>
 8006606:	f7fc f95b 	bl	80028c0 <_dbg_check_enter_isr>
  pwm_lld_serve_interrupt(&PWMD5);
 800660a:	4804      	ldr	r0, [pc, #16]	; (800661c <Vector108+0x1c>)
 800660c:	f7fc f9d8 	bl	80029c0 <pwm_lld_serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 8006610:	f7fc f93e 	bl	8002890 <_dbg_check_leave_isr>
}
 8006614:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8006618:	f7fb bfca 	b.w	80025b0 <_port_irq_epilogue>
 800661c:	20000d40 	.word	0x20000d40

08006620 <VectorB4>:
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
 8006620:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8006622:	f7fb ffed 	bl	8002600 <_stats_increase_irq>
 8006626:	f7fc f94b 	bl	80028c0 <_dbg_check_enter_isr>
  pwm_lld_serve_interrupt(&PWMD3);
 800662a:	4804      	ldr	r0, [pc, #16]	; (800663c <VectorB4+0x1c>)
 800662c:	f7fc f9c8 	bl	80029c0 <pwm_lld_serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 8006630:	f7fc f92e 	bl	8002890 <_dbg_check_leave_isr>
}
 8006634:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8006638:	f7fb bfba 	b.w	80025b0 <_port_irq_epilogue>
 800663c:	20000d24 	.word	0x20000d24

08006640 <VectorB8>:
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 8006640:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 8006642:	4d28      	ldr	r5, [pc, #160]	; (80066e4 <VectorB8+0xa4>)
  OSAL_IRQ_PROLOGUE();
 8006644:	f7fb ffdc 	bl	8002600 <_stats_increase_irq>
 8006648:	f7fc f93a 	bl	80028c0 <_dbg_check_enter_isr>
  sr  = icup->tim->SR;
 800664c:	68eb      	ldr	r3, [r5, #12]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 800664e:	6869      	ldr	r1, [r5, #4]
  sr  = icup->tim->SR;
 8006650:	691c      	ldr	r4, [r3, #16]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8006652:	68da      	ldr	r2, [r3, #12]
 8006654:	4014      	ands	r4, r2
 8006656:	b2e2      	uxtb	r2, r4
  icup->tim->SR = ~sr;
 8006658:	43d2      	mvns	r2, r2
 800665a:	611a      	str	r2, [r3, #16]
  if (icup->config->channel == ICU_CHANNEL_1) {
 800665c:	7d0b      	ldrb	r3, [r1, #20]
 800665e:	b9a3      	cbnz	r3, 800668a <VectorB8+0x4a>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8006660:	0760      	lsls	r0, r4, #29
 8006662:	d532      	bpl.n	80066ca <VectorB8+0x8a>
      _icu_isr_invoke_width_cb(icup);
 8006664:	782b      	ldrb	r3, [r5, #0]
 8006666:	2b04      	cmp	r3, #4
 8006668:	d02b      	beq.n	80066c2 <VectorB8+0x82>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800666a:	07a1      	lsls	r1, r4, #30
 800666c:	d414      	bmi.n	8006698 <VectorB8+0x58>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  if ((sr & STM32_TIM_SR_UIF) != 0)
 800666e:	07e4      	lsls	r4, r4, #31
 8006670:	d505      	bpl.n	800667e <VectorB8+0x3e>
    _icu_isr_invoke_overflow_cb(icup);
 8006672:	686b      	ldr	r3, [r5, #4]
 8006674:	481b      	ldr	r0, [pc, #108]	; (80066e4 <VectorB8+0xa4>)
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	4798      	blx	r3
 800667a:	2303      	movs	r3, #3
 800667c:	702b      	strb	r3, [r5, #0]
  OSAL_IRQ_EPILOGUE();
 800667e:	f7fc f907 	bl	8002890 <_dbg_check_leave_isr>
}
 8006682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8006686:	f7fb bf93 	b.w	80025b0 <_port_irq_epilogue>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800668a:	07a2      	lsls	r2, r4, #30
 800668c:	d50b      	bpl.n	80066a6 <VectorB8+0x66>
      _icu_isr_invoke_width_cb(icup);
 800668e:	782b      	ldrb	r3, [r5, #0]
 8006690:	2b04      	cmp	r3, #4
 8006692:	d004      	beq.n	800669e <VectorB8+0x5e>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8006694:	0763      	lsls	r3, r4, #29
 8006696:	d5ea      	bpl.n	800666e <VectorB8+0x2e>
      _icu_isr_invoke_period_cb(icup);
 8006698:	2304      	movs	r3, #4
 800669a:	702b      	strb	r3, [r5, #0]
 800669c:	e7e7      	b.n	800666e <VectorB8+0x2e>
      _icu_isr_invoke_width_cb(icup);
 800669e:	688b      	ldr	r3, [r1, #8]
 80066a0:	b1e3      	cbz	r3, 80066dc <VectorB8+0x9c>
 80066a2:	4628      	mov	r0, r5
 80066a4:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 80066a6:	0763      	lsls	r3, r4, #29
 80066a8:	d5e1      	bpl.n	800666e <VectorB8+0x2e>
      _icu_isr_invoke_period_cb(icup);
 80066aa:	782b      	ldrb	r3, [r5, #0]
 80066ac:	2b04      	cmp	r3, #4
 80066ae:	d1f3      	bne.n	8006698 <VectorB8+0x58>
 80066b0:	6869      	ldr	r1, [r5, #4]
 80066b2:	68cb      	ldr	r3, [r1, #12]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d0ef      	beq.n	8006698 <VectorB8+0x58>
 80066b8:	480a      	ldr	r0, [pc, #40]	; (80066e4 <VectorB8+0xa4>)
 80066ba:	4798      	blx	r3
 80066bc:	2304      	movs	r3, #4
 80066be:	702b      	strb	r3, [r5, #0]
 80066c0:	e7d5      	b.n	800666e <VectorB8+0x2e>
      _icu_isr_invoke_width_cb(icup);
 80066c2:	688b      	ldr	r3, [r1, #8]
 80066c4:	b13b      	cbz	r3, 80066d6 <VectorB8+0x96>
 80066c6:	4628      	mov	r0, r5
 80066c8:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 80066ca:	07a1      	lsls	r1, r4, #30
 80066cc:	d5cf      	bpl.n	800666e <VectorB8+0x2e>
      _icu_isr_invoke_period_cb(icup);
 80066ce:	782b      	ldrb	r3, [r5, #0]
 80066d0:	2b04      	cmp	r3, #4
 80066d2:	d1e1      	bne.n	8006698 <VectorB8+0x58>
 80066d4:	e7ec      	b.n	80066b0 <VectorB8+0x70>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 80066d6:	07a0      	lsls	r0, r4, #30
 80066d8:	d4eb      	bmi.n	80066b2 <VectorB8+0x72>
 80066da:	e7c8      	b.n	800666e <VectorB8+0x2e>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 80066dc:	0762      	lsls	r2, r4, #29
 80066de:	d4e8      	bmi.n	80066b2 <VectorB8+0x72>
 80066e0:	e7c5      	b.n	800666e <VectorB8+0x2e>
 80066e2:	bf00      	nop
 80066e4:	20000d0c 	.word	0x20000d0c
	...

080066f0 <VectorB0>:
OSAL_IRQ_HANDLER(ST_HANDLER) {
 80066f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 80066f4:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  OSAL_IRQ_PROLOGUE();
 80066f8:	f7fb ff82 	bl	8002600 <_stats_increase_irq>
 80066fc:	f7fc f8e0 	bl	80028c0 <_dbg_check_enter_isr>
  sr  = timp->SR;
 8006700:	692b      	ldr	r3, [r5, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8006702:	68ea      	ldr	r2, [r5, #12]
 8006704:	4013      	ands	r3, r2
 8006706:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;
 8006708:	43d2      	mvns	r2, r2

  if ((sr & TIM_SR_CC1IF) != 0U)
 800670a:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 800670c:	612a      	str	r2, [r5, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 800670e:	d405      	bmi.n	800671c <VectorB0+0x2c>
  OSAL_IRQ_EPILOGUE();
 8006710:	f7fc f8be 	bl	8002890 <_dbg_check_leave_isr>
}
 8006714:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8006718:	f7fb bf4a 	b.w	80025b0 <_port_irq_epilogue>
 800671c:	2320      	movs	r3, #32
 800671e:	f383 8811 	msr	BASEPRI, r3
  virtual_timer_t *vtp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  vtp = ch.vtlist.next;
 8006722:	4e2d      	ldr	r6, [pc, #180]	; (80067d8 <VectorB0+0xe8>)
  _stats_start_measure_crit_isr();
 8006724:	f7fb ffd4 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8006728:	f7fc f8fa 	bl	8002920 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {

  chDbgCheckClassI();
 800672c:	f7fb ffe8 	bl	8002700 <chDbgCheckClassI>
  chDbgCheckClassI();
 8006730:	f7fb ffe6 	bl	8002700 <chDbgCheckClassI>
  vtp = ch.vtlist.next;
 8006734:	69f4      	ldr	r4, [r6, #28]
 8006736:	6a69      	ldr	r1, [r5, #36]	; 0x24
  while (true) {

    /* Getting the system time as reference.*/
    now = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(ch.vtlist.lasttime, now);
 8006738:	6ab3      	ldr	r3, [r6, #40]	; 0x28

    /* The list scan is limited by the timers header having
       "ch.vtlist.vt_delta == (sysinterval_t)-1" which is
       greater than all deltas.*/
    if (nowdelta < vtp->delta) {
 800673a:	68a2      	ldr	r2, [r4, #8]
  return (sysinterval_t)((systime_t)(end - start));
 800673c:	eba1 0903 	sub.w	r9, r1, r3
 8006740:	454a      	cmp	r2, r9
 8006742:	f106 0a1c 	add.w	sl, r6, #28
      nowdelta -= vtp->delta;

      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
      ch.vtlist.next = vtp->next;
      fn = vtp->func;
      vtp->func = NULL;
 8006746:	bf98      	it	ls
 8006748:	2700      	movls	r7, #0
    if (nowdelta < vtp->delta) {
 800674a:	d829      	bhi.n	80067a0 <VectorB0+0xb0>
 800674c:	f04f 0820 	mov.w	r8, #32
 8006750:	e000      	b.n	8006754 <VectorB0+0x64>
 8006752:	6ab3      	ldr	r3, [r6, #40]	; 0x28
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 8006754:	6821      	ldr	r1, [r4, #0]
      fn = vtp->func;
 8006756:	f8d4 b00c 	ldr.w	fp, [r4, #12]
      ch.vtlist.lasttime += vtp->delta;
 800675a:	4413      	add	r3, r2

      /* If the list becomes empty then the timer is stopped.*/
      if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 800675c:	4551      	cmp	r1, sl
      ch.vtlist.lasttime += vtp->delta;
 800675e:	62b3      	str	r3, [r6, #40]	; 0x28
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 8006760:	f8c1 a004 	str.w	sl, [r1, #4]
      ch.vtlist.next = vtp->next;
 8006764:	61f1      	str	r1, [r6, #28]
      vtp->func = NULL;
 8006766:	60e7      	str	r7, [r4, #12]
  STM32_ST_TIM->DIER = 0U;
 8006768:	bf08      	it	eq
 800676a:	60ef      	streq	r7, [r5, #12]
      nowdelta -= vtp->delta;
 800676c:	eba9 0902 	sub.w	r9, r9, r2
  _dbg_check_unlock_from_isr();
 8006770:	f7fc f8be 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8006774:	f7fb ff9c 	bl	80026b0 <_stats_stop_measure_crit_isr>
 8006778:	f387 8811 	msr	BASEPRI, r7
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
 800677c:	6920      	ldr	r0, [r4, #16]
 800677e:	47d8      	blx	fp
 8006780:	f388 8811 	msr	BASEPRI, r8
  _stats_start_measure_crit_isr();
 8006784:	f7fb ffa4 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8006788:	f7fc f8ca 	bl	8002920 <_dbg_check_lock_from_isr>
      chSysLockFromISR();

      /* Next element in the list.*/
      vtp = ch.vtlist.next;
 800678c:	69f4      	ldr	r4, [r6, #28]
    }
    while (vtp->delta <= nowdelta);
 800678e:	68a2      	ldr	r2, [r4, #8]
 8006790:	4591      	cmp	r9, r2
 8006792:	d2de      	bcs.n	8006752 <VectorB0+0x62>
  return (systime_t)STM32_ST_TIM->CNT;
 8006794:	6a69      	ldr	r1, [r5, #36]	; 0x24
    nowdelta = chTimeDiffX(ch.vtlist.lasttime, now);
 8006796:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8006798:	eba1 0903 	sub.w	r9, r1, r3
    if (nowdelta < vtp->delta) {
 800679c:	4591      	cmp	r9, r2
 800679e:	d2d5      	bcs.n	800674c <VectorB0+0x5c>
  }

  /* If the list is empty, nothing else to do.*/
  if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 80067a0:	4554      	cmp	r4, sl
 80067a2:	d00b      	beq.n	80067bc <VectorB0+0xcc>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  ch.vtlist.lasttime += nowdelta;
  ch.vtlist.next->delta -= nowdelta;
 80067a4:	68a2      	ldr	r2, [r4, #8]
  ch.vtlist.lasttime += nowdelta;
 80067a6:	62b1      	str	r1, [r6, #40]	; 0x28
  ch.vtlist.next->delta -= nowdelta;
 80067a8:	1a52      	subs	r2, r2, r1
 80067aa:	4413      	add	r3, r2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80067ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  return systime + (systime_t)interval;
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	bf2c      	ite	cs
 80067b4:	18c9      	addcs	r1, r1, r3
 80067b6:	3102      	addcc	r1, #2
 80067b8:	60a3      	str	r3, [r4, #8]
 80067ba:	6351      	str	r1, [r2, #52]	; 0x34
  _dbg_check_unlock_from_isr();
 80067bc:	f7fc f898 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80067c0:	f7fb ff76 	bl	80026b0 <_stats_stop_measure_crit_isr>
 80067c4:	2300      	movs	r3, #0
 80067c6:	f383 8811 	msr	BASEPRI, r3
 80067ca:	f7fc f861 	bl	8002890 <_dbg_check_leave_isr>
}
 80067ce:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 80067d2:	f7fb beed 	b.w	80025b0 <_port_irq_epilogue>
 80067d6:	bf00      	nop
 80067d8:	20001218 	.word	0x20001218
 80067dc:	00000000 	.word	0x00000000

080067e0 <VectorC0>:
  uint16_t sr = I2CD1.i2c->SR1;
 80067e0:	483e      	ldr	r0, [pc, #248]	; (80068dc <VectorC0+0xfc>)
OSAL_IRQ_HANDLER(STM32_I2C1_ERROR_HANDLER) {
 80067e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t sr = I2CD1.i2c->SR1;
 80067e4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80067e6:	695c      	ldr	r4, [r3, #20]
  OSAL_IRQ_PROLOGUE();
 80067e8:	f7fb ff0a 	bl	8002600 <_stats_increase_irq>
 80067ec:	f7fc f868 	bl	80028c0 <_dbg_check_enter_isr>
  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 80067f0:	e9d0 510c 	ldrd	r5, r1, [r0, #48]	; 0x30
 80067f4:	f404 425f 	and.w	r2, r4, #57088	; 0xdf00
  dmaStreamDisable(i2cp->dmatx);
 80067f8:	682b      	ldr	r3, [r5, #0]
  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 80067fa:	43d2      	mvns	r2, r2
 80067fc:	614a      	str	r2, [r1, #20]
  dmaStreamDisable(i2cp->dmatx);
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	f022 021f 	bic.w	r2, r2, #31
 8006804:	601a      	str	r2, [r3, #0]
  uint16_t sr = I2CD1.i2c->SR1;
 8006806:	b2a2      	uxth	r2, r4
  dmaStreamDisable(i2cp->dmatx);
 8006808:	681e      	ldr	r6, [r3, #0]
 800680a:	07f6      	lsls	r6, r6, #31
 800680c:	d4fc      	bmi.n	8006808 <VectorC0+0x28>
 800680e:	f895 c009 	ldrb.w	ip, [r5, #9]
  dmaStreamDisable(i2cp->dmarx);
 8006812:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  dmaStreamDisable(i2cp->dmatx);
 8006814:	686f      	ldr	r7, [r5, #4]
  dmaStreamDisable(i2cp->dmarx);
 8006816:	6835      	ldr	r5, [r6, #0]
  dmaStreamDisable(i2cp->dmatx);
 8006818:	233d      	movs	r3, #61	; 0x3d
 800681a:	fa03 f30c 	lsl.w	r3, r3, ip
 800681e:	603b      	str	r3, [r7, #0]
  dmaStreamDisable(i2cp->dmarx);
 8006820:	682b      	ldr	r3, [r5, #0]
 8006822:	f023 031f 	bic.w	r3, r3, #31
 8006826:	602b      	str	r3, [r5, #0]
 8006828:	682b      	ldr	r3, [r5, #0]
 800682a:	f013 0301 	ands.w	r3, r3, #1
 800682e:	d1fb      	bne.n	8006828 <VectorC0+0x48>
 8006830:	7a77      	ldrb	r7, [r6, #9]
 8006832:	6876      	ldr	r6, [r6, #4]
 8006834:	253d      	movs	r5, #61	; 0x3d
 8006836:	40bd      	lsls	r5, r7
 8006838:	6035      	str	r5, [r6, #0]
  if (sr & I2C_SR1_BERR) {                          /* Bus error.           */
 800683a:	05d7      	lsls	r7, r2, #23
    i2cp->i2c->SR1 &= ~I2C_SR1_BERR;
 800683c:	bf41      	itttt	mi
 800683e:	694d      	ldrmi	r5, [r1, #20]
 8006840:	f425 7580 	bicmi.w	r5, r5, #256	; 0x100
    i2cp->errors |= I2C_BUS_ERROR;
 8006844:	2301      	movmi	r3, #1
    i2cp->i2c->SR1 &= ~I2C_SR1_BERR;
 8006846:	614d      	strmi	r5, [r1, #20]
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 8006848:	0596      	lsls	r6, r2, #22
    i2cp->errors |= I2C_BUS_ERROR;
 800684a:	6083      	str	r3, [r0, #8]
    i2cp->errors |= I2C_ARBITRATION_LOST;
 800684c:	bf44      	itt	mi
 800684e:	f043 0302 	orrmi.w	r3, r3, #2
 8006852:	6083      	strmi	r3, [r0, #8]
  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 8006854:	0555      	lsls	r5, r2, #21
 8006856:	d50a      	bpl.n	800686e <VectorC0+0x8e>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 8006858:	684d      	ldr	r5, [r1, #4]
 800685a:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 800685e:	604d      	str	r5, [r1, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 8006860:	680d      	ldr	r5, [r1, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 8006862:	f043 0304 	orr.w	r3, r3, #4
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 8006866:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 800686a:	600d      	str	r5, [r1, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 800686c:	6083      	str	r3, [r0, #8]
  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 800686e:	0517      	lsls	r7, r2, #20
    i2cp->errors |= I2C_OVERRUN;
 8006870:	bf44      	itt	mi
 8006872:	f043 0308 	orrmi.w	r3, r3, #8
 8006876:	6083      	strmi	r3, [r0, #8]
  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 8006878:	0456      	lsls	r6, r2, #17
    i2cp->errors |= I2C_TIMEOUT;
 800687a:	bf44      	itt	mi
 800687c:	f043 0320 	orrmi.w	r3, r3, #32
 8006880:	6083      	strmi	r3, [r0, #8]
  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 8006882:	04d5      	lsls	r5, r2, #19
 8006884:	d520      	bpl.n	80068c8 <VectorC0+0xe8>
    i2cp->errors |= I2C_PEC_ERROR;
 8006886:	f043 0310 	orr.w	r3, r3, #16
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800688a:	0421      	lsls	r1, r4, #16
    i2cp->errors |= I2C_PEC_ERROR;
 800688c:	6083      	str	r3, [r0, #8]
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800688e:	d502      	bpl.n	8006896 <VectorC0+0xb6>
    i2cp->errors |= I2C_SMB_ALERT;
 8006890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006894:	6083      	str	r3, [r0, #8]
 8006896:	2320      	movs	r3, #32
 8006898:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 800689c:	f7fb ff18 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 80068a0:	f7fc f83e 	bl	8002920 <_dbg_check_lock_from_isr>
  chThdResumeI(trp, msg);
 80068a4:	480e      	ldr	r0, [pc, #56]	; (80068e0 <VectorC0+0x100>)
 80068a6:	f06f 0101 	mvn.w	r1, #1
 80068aa:	f7fb ffe1 	bl	8002870 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 80068ae:	f7fc f81f 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80068b2:	f7fb fefd 	bl	80026b0 <_stats_stop_measure_crit_isr>
 80068b6:	2300      	movs	r3, #0
 80068b8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80068bc:	f7fb ffe8 	bl	8002890 <_dbg_check_leave_isr>
}
 80068c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 80068c4:	f7fb be74 	b.w	80025b0 <_port_irq_epilogue>
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 80068c8:	0422      	lsls	r2, r4, #16
 80068ca:	d4e1      	bmi.n	8006890 <VectorC0+0xb0>
  if (i2cp->errors != I2C_NO_ERROR)
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1e2      	bne.n	8006896 <VectorC0+0xb6>
  OSAL_IRQ_EPILOGUE();
 80068d0:	f7fb ffde 	bl	8002890 <_dbg_check_leave_isr>
}
 80068d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 80068d8:	f7fb be6a 	b.w	80025b0 <_port_irq_epilogue>
 80068dc:	20000cd4 	.word	0x20000cd4
 80068e0:	20000cf0 	.word	0x20000cf0
	...

080068f0 <VectorBC>:
OSAL_IRQ_HANDLER(STM32_I2C1_EVENT_HANDLER) {
 80068f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  I2C_TypeDef *dp = i2cp->i2c;
 80068f2:	4e4b      	ldr	r6, [pc, #300]	; (8006a20 <VectorBC+0x130>)
  OSAL_IRQ_PROLOGUE();
 80068f4:	f7fb fe84 	bl	8002600 <_stats_increase_irq>
 80068f8:	f7fb ffe2 	bl	80028c0 <_dbg_check_enter_isr>
  I2C_TypeDef *dp = i2cp->i2c;
 80068fc:	6b74      	ldr	r4, [r6, #52]	; 0x34
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 80068fe:	4a49      	ldr	r2, [pc, #292]	; (8006a24 <VectorBC+0x134>)
  uint32_t regSR2 = dp->SR2;
 8006900:	69a3      	ldr	r3, [r4, #24]
  uint32_t event = dp->SR1;
 8006902:	6965      	ldr	r5, [r4, #20]
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8006904:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8006908:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800690c:	4293      	cmp	r3, r2
 800690e:	d06a      	beq.n	80069e6 <VectorBC+0xf6>
 8006910:	d835      	bhi.n	800697e <VectorBC+0x8e>
 8006912:	3a07      	subs	r2, #7
 8006914:	4293      	cmp	r3, r2
 8006916:	d026      	beq.n	8006966 <VectorBC+0x76>
 8006918:	3201      	adds	r2, #1
 800691a:	4293      	cmp	r3, r2
 800691c:	d120      	bne.n	8006960 <VectorBC+0x70>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800691e:	6862      	ldr	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 8006920:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8006922:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    dmaStreamEnable(i2cp->dmarx);
 8006926:	681b      	ldr	r3, [r3, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8006928:	6062      	str	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	f042 0201 	orr.w	r2, r2, #1
 8006930:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 8006932:	6862      	ldr	r2, [r4, #4]
 8006934:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006938:	6062      	str	r2, [r4, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d94d      	bls.n	80069dc <VectorBC+0xec>
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 8006940:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 8006944:	bf18      	it	ne
 8006946:	69a3      	ldrne	r3, [r4, #24]
  if (event & I2C_SR1_BERR) {
 8006948:	05eb      	lsls	r3, r5, #23
 800694a:	d503      	bpl.n	8006954 <VectorBC+0x64>
    dp->SR1 &= ~I2C_SR1_BERR;
 800694c:	6963      	ldr	r3, [r4, #20]
 800694e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006952:	6163      	str	r3, [r4, #20]
  OSAL_IRQ_EPILOGUE();
 8006954:	f7fb ff9c 	bl	8002890 <_dbg_check_leave_isr>
}
 8006958:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 800695c:	f7fb be28 	b.w	80025b0 <_port_irq_epilogue>
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8006960:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8006964:	d1ec      	bne.n	8006940 <VectorBC+0x50>
    if ((i2cp->addr >> 8) > 0) {
 8006966:	8c33      	ldrh	r3, [r6, #32]
 8006968:	0a1a      	lsrs	r2, r3, #8
 800696a:	d03f      	beq.n	80069ec <VectorBC+0xfc>
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 800696c:	f002 0206 	and.w	r2, r2, #6
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	4313      	orrs	r3, r2
 8006976:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800697a:	6123      	str	r3, [r4, #16]
 800697c:	e7e0      	b.n	8006940 <VectorBC+0x50>
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800697e:	4a2a      	ldr	r2, [pc, #168]	; (8006a28 <VectorBC+0x138>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d03b      	beq.n	80069fc <VectorBC+0x10c>
 8006984:	3202      	adds	r2, #2
 8006986:	4293      	cmp	r3, r2
 8006988:	d1da      	bne.n	8006940 <VectorBC+0x50>
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 800698a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    (void)dp->DR; /* clear BTF.*/
 800698c:	6922      	ldr	r2, [r4, #16]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	685f      	ldr	r7, [r3, #4]
 8006992:	b147      	cbz	r7, 80069a6 <VectorBC+0xb6>
      i2cp->addr |= 0x01;
 8006994:	8c32      	ldrh	r2, [r6, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8006996:	6823      	ldr	r3, [r4, #0]
      i2cp->addr |= 0x01;
 8006998:	f042 0201 	orr.w	r2, r2, #1
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800699c:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
      i2cp->addr |= 0x01;
 80069a0:	8432      	strh	r2, [r6, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 80069a2:	6023      	str	r3, [r4, #0]
 80069a4:	e7d6      	b.n	8006954 <VectorBC+0x64>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80069a6:	6863      	ldr	r3, [r4, #4]
 80069a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069ac:	6063      	str	r3, [r4, #4]
    dp->CR1 |= I2C_CR1_STOP;
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	2320      	movs	r3, #32
 80069b8:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 80069bc:	f7fb fe88 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 80069c0:	f7fb ffae 	bl	8002920 <_dbg_check_lock_from_isr>
 80069c4:	4639      	mov	r1, r7
 80069c6:	f106 001c 	add.w	r0, r6, #28
 80069ca:	f7fb ff51 	bl	8002870 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 80069ce:	f7fb ff8f 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80069d2:	f7fb fe6d 	bl	80026b0 <_stats_stop_measure_crit_isr>
 80069d6:	f387 8811 	msr	BASEPRI, r7
 80069da:	e7b1      	b.n	8006940 <VectorBC+0x50>
      dp->CR1 &= ~I2C_CR1_ACK;
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069e2:	6023      	str	r3, [r4, #0]
 80069e4:	e7ac      	b.n	8006940 <VectorBC+0x50>
    dp->DR = (0xFF & (i2cp->addr >> 1));
 80069e6:	8c33      	ldrh	r3, [r6, #32]
 80069e8:	f3c3 0347 	ubfx	r3, r3, #1, #8
 80069ec:	6123      	str	r3, [r4, #16]
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 80069ee:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 80069f2:	bf18      	it	ne
 80069f4:	69a3      	ldrne	r3, [r4, #24]
  if (event & I2C_SR1_BERR) {
 80069f6:	05eb      	lsls	r3, r5, #23
 80069f8:	d5ac      	bpl.n	8006954 <VectorBC+0x64>
 80069fa:	e7a7      	b.n	800694c <VectorBC+0x5c>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80069fc:	6863      	ldr	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 80069fe:	6b32      	ldr	r2, [r6, #48]	; 0x30
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8006a00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 8006a04:	6812      	ldr	r2, [r2, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8006a06:	6063      	str	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 8006a08:	6813      	ldr	r3, [r2, #0]
 8006a0a:	f043 0301 	orr.w	r3, r3, #1
 8006a0e:	6013      	str	r3, [r2, #0]
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 8006a10:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 8006a14:	bf18      	it	ne
 8006a16:	69a3      	ldrne	r3, [r4, #24]
  if (event & I2C_SR1_BERR) {
 8006a18:	05eb      	lsls	r3, r5, #23
 8006a1a:	d59b      	bpl.n	8006954 <VectorBC+0x64>
 8006a1c:	e796      	b.n	800694c <VectorBC+0x5c>
 8006a1e:	bf00      	nop
 8006a20:	20000cd4 	.word	0x20000cd4
 8006a24:	00030008 	.word	0x00030008
 8006a28:	00070082 	.word	0x00070082
 8006a2c:	00000000 	.word	0x00000000

08006a30 <Vector158>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8006a30:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006a32:	f7fb fde5 	bl	8002600 <_stats_increase_irq>
 8006a36:	f7fb ff43 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8006a3a:	4b09      	ldr	r3, [pc, #36]	; (8006a60 <Vector158+0x30>)
  if (dma.streams[15].func)
 8006a3c:	4809      	ldr	r0, [pc, #36]	; (8006a64 <Vector158+0x34>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8006a3e:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 8006a40:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8006a42:	0d89      	lsrs	r1, r1, #22
 8006a44:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8006a48:	058c      	lsls	r4, r1, #22
 8006a4a:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 8006a4c:	b112      	cbz	r2, 8006a54 <Vector158+0x24>
    dma.streams[15].func(dma.streams[15].param, flags);
 8006a4e:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8006a52:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006a54:	f7fb ff1c 	bl	8002890 <_dbg_check_leave_isr>
}
 8006a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006a5c:	f7fb bda8 	b.w	80025b0 <_port_irq_epilogue>
 8006a60:	40026400 	.word	0x40026400
 8006a64:	20001460 	.word	0x20001460
	...

08006a70 <Vector154>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8006a70:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006a72:	f7fb fdc5 	bl	8002600 <_stats_increase_irq>
 8006a76:	f7fb ff23 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8006a7a:	4b09      	ldr	r3, [pc, #36]	; (8006aa0 <Vector154+0x30>)
  if (dma.streams[14].func)
 8006a7c:	4809      	ldr	r0, [pc, #36]	; (8006aa4 <Vector154+0x34>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8006a7e:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 8006a80:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8006a82:	0c09      	lsrs	r1, r1, #16
 8006a84:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8006a88:	040c      	lsls	r4, r1, #16
 8006a8a:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 8006a8c:	b10a      	cbz	r2, 8006a92 <Vector154+0x22>
    dma.streams[14].func(dma.streams[14].param, flags);
 8006a8e:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8006a90:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006a92:	f7fb fefd 	bl	8002890 <_dbg_check_leave_isr>
}
 8006a96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006a9a:	f7fb bd89 	b.w	80025b0 <_port_irq_epilogue>
 8006a9e:	bf00      	nop
 8006aa0:	40026400 	.word	0x40026400
 8006aa4:	20001460 	.word	0x20001460
	...

08006ab0 <Vector150>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8006ab0:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006ab2:	f7fb fda5 	bl	8002600 <_stats_increase_irq>
 8006ab6:	f7fb ff03 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8006aba:	4b09      	ldr	r3, [pc, #36]	; (8006ae0 <Vector150+0x30>)
  if (dma.streams[13].func)
 8006abc:	4809      	ldr	r0, [pc, #36]	; (8006ae4 <Vector150+0x34>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8006abe:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 8006ac0:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8006ac2:	0989      	lsrs	r1, r1, #6
 8006ac4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8006ac8:	018c      	lsls	r4, r1, #6
 8006aca:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 8006acc:	b10a      	cbz	r2, 8006ad2 <Vector150+0x22>
    dma.streams[13].func(dma.streams[13].param, flags);
 8006ace:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8006ad0:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006ad2:	f7fb fedd 	bl	8002890 <_dbg_check_leave_isr>
}
 8006ad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006ada:	f7fb bd69 	b.w	80025b0 <_port_irq_epilogue>
 8006ade:	bf00      	nop
 8006ae0:	40026400 	.word	0x40026400
 8006ae4:	20001460 	.word	0x20001460
	...

08006af0 <Vector130>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8006af0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8006af2:	f7fb fd85 	bl	8002600 <_stats_increase_irq>
 8006af6:	f7fb fee3 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8006afa:	4b08      	ldr	r3, [pc, #32]	; (8006b1c <Vector130+0x2c>)
  if (dma.streams[12].func)
 8006afc:	4808      	ldr	r0, [pc, #32]	; (8006b20 <Vector130+0x30>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8006afe:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 8006b00:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8006b02:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8006b06:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8006b08:	b10a      	cbz	r2, 8006b0e <Vector130+0x1e>
    dma.streams[12].func(dma.streams[12].param, flags);
 8006b0a:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8006b0c:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006b0e:	f7fb febf 	bl	8002890 <_dbg_check_leave_isr>
}
 8006b12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8006b16:	f7fb bd4b 	b.w	80025b0 <_port_irq_epilogue>
 8006b1a:	bf00      	nop
 8006b1c:	40026400 	.word	0x40026400
 8006b20:	20001460 	.word	0x20001460
	...

08006b30 <Vector12C>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8006b30:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006b32:	f7fb fd65 	bl	8002600 <_stats_increase_irq>
 8006b36:	f7fb fec3 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8006b3a:	4b09      	ldr	r3, [pc, #36]	; (8006b60 <Vector12C+0x30>)
  if (dma.streams[11].func)
 8006b3c:	4809      	ldr	r0, [pc, #36]	; (8006b64 <Vector12C+0x34>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8006b3e:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 8006b40:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8006b42:	0d89      	lsrs	r1, r1, #22
 8006b44:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8006b48:	058c      	lsls	r4, r1, #22
 8006b4a:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 8006b4c:	b10a      	cbz	r2, 8006b52 <Vector12C+0x22>
    dma.streams[11].func(dma.streams[11].param, flags);
 8006b4e:	6e00      	ldr	r0, [r0, #96]	; 0x60
 8006b50:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006b52:	f7fb fe9d 	bl	8002890 <_dbg_check_leave_isr>
}
 8006b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006b5a:	f7fb bd29 	b.w	80025b0 <_port_irq_epilogue>
 8006b5e:	bf00      	nop
 8006b60:	40026400 	.word	0x40026400
 8006b64:	20001460 	.word	0x20001460
	...

08006b70 <Vector128>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8006b70:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006b72:	f7fb fd45 	bl	8002600 <_stats_increase_irq>
 8006b76:	f7fb fea3 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8006b7a:	4b09      	ldr	r3, [pc, #36]	; (8006ba0 <Vector128+0x30>)
  if (dma.streams[10].func)
 8006b7c:	4809      	ldr	r0, [pc, #36]	; (8006ba4 <Vector128+0x34>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8006b7e:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 8006b80:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8006b82:	0c09      	lsrs	r1, r1, #16
 8006b84:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8006b88:	040c      	lsls	r4, r1, #16
 8006b8a:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 8006b8c:	b10a      	cbz	r2, 8006b92 <Vector128+0x22>
    dma.streams[10].func(dma.streams[10].param, flags);
 8006b8e:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8006b90:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006b92:	f7fb fe7d 	bl	8002890 <_dbg_check_leave_isr>
}
 8006b96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006b9a:	f7fb bd09 	b.w	80025b0 <_port_irq_epilogue>
 8006b9e:	bf00      	nop
 8006ba0:	40026400 	.word	0x40026400
 8006ba4:	20001460 	.word	0x20001460
	...

08006bb0 <Vector124>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8006bb0:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006bb2:	f7fb fd25 	bl	8002600 <_stats_increase_irq>
 8006bb6:	f7fb fe83 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8006bba:	4b09      	ldr	r3, [pc, #36]	; (8006be0 <Vector124+0x30>)
  if (dma.streams[9].func)
 8006bbc:	4809      	ldr	r0, [pc, #36]	; (8006be4 <Vector124+0x34>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8006bbe:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 8006bc0:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8006bc2:	0989      	lsrs	r1, r1, #6
 8006bc4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8006bc8:	018c      	lsls	r4, r1, #6
 8006bca:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 8006bcc:	b10a      	cbz	r2, 8006bd2 <Vector124+0x22>
    dma.streams[9].func(dma.streams[9].param, flags);
 8006bce:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8006bd0:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006bd2:	f7fb fe5d 	bl	8002890 <_dbg_check_leave_isr>
}
 8006bd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006bda:	f7fb bce9 	b.w	80025b0 <_port_irq_epilogue>
 8006bde:	bf00      	nop
 8006be0:	40026400 	.word	0x40026400
 8006be4:	20001460 	.word	0x20001460
	...

08006bf0 <Vector120>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8006bf0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8006bf2:	f7fb fd05 	bl	8002600 <_stats_increase_irq>
 8006bf6:	f7fb fe63 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8006bfa:	4b08      	ldr	r3, [pc, #32]	; (8006c1c <Vector120+0x2c>)
  if (dma.streams[8].func)
 8006bfc:	4808      	ldr	r0, [pc, #32]	; (8006c20 <Vector120+0x30>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8006bfe:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 8006c00:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8006c02:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8006c06:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8006c08:	b10a      	cbz	r2, 8006c0e <Vector120+0x1e>
    dma.streams[8].func(dma.streams[8].param, flags);
 8006c0a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8006c0c:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006c0e:	f7fb fe3f 	bl	8002890 <_dbg_check_leave_isr>
}
 8006c12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8006c16:	f7fb bccb 	b.w	80025b0 <_port_irq_epilogue>
 8006c1a:	bf00      	nop
 8006c1c:	40026400 	.word	0x40026400
 8006c20:	20001460 	.word	0x20001460
	...

08006c30 <VectorFC>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8006c30:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006c32:	f7fb fce5 	bl	8002600 <_stats_increase_irq>
 8006c36:	f7fb fe43 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8006c3a:	4b09      	ldr	r3, [pc, #36]	; (8006c60 <VectorFC+0x30>)
  if (dma.streams[7].func)
 8006c3c:	4809      	ldr	r0, [pc, #36]	; (8006c64 <VectorFC+0x34>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8006c3e:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 8006c40:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8006c42:	0d89      	lsrs	r1, r1, #22
 8006c44:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8006c48:	058c      	lsls	r4, r1, #22
 8006c4a:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 8006c4c:	b10a      	cbz	r2, 8006c52 <VectorFC+0x22>
    dma.streams[7].func(dma.streams[7].param, flags);
 8006c4e:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8006c50:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006c52:	f7fb fe1d 	bl	8002890 <_dbg_check_leave_isr>
}
 8006c56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006c5a:	f7fb bca9 	b.w	80025b0 <_port_irq_epilogue>
 8006c5e:	bf00      	nop
 8006c60:	40026000 	.word	0x40026000
 8006c64:	20001460 	.word	0x20001460
	...

08006c70 <Vector84>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8006c70:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006c72:	f7fb fcc5 	bl	8002600 <_stats_increase_irq>
 8006c76:	f7fb fe23 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8006c7a:	4b09      	ldr	r3, [pc, #36]	; (8006ca0 <Vector84+0x30>)
  if (dma.streams[6].func)
 8006c7c:	4809      	ldr	r0, [pc, #36]	; (8006ca4 <Vector84+0x34>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8006c7e:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 8006c80:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8006c82:	0c09      	lsrs	r1, r1, #16
 8006c84:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8006c88:	040c      	lsls	r4, r1, #16
 8006c8a:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 8006c8c:	b10a      	cbz	r2, 8006c92 <Vector84+0x22>
    dma.streams[6].func(dma.streams[6].param, flags);
 8006c8e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006c90:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006c92:	f7fb fdfd 	bl	8002890 <_dbg_check_leave_isr>
}
 8006c96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006c9a:	f7fb bc89 	b.w	80025b0 <_port_irq_epilogue>
 8006c9e:	bf00      	nop
 8006ca0:	40026000 	.word	0x40026000
 8006ca4:	20001460 	.word	0x20001460
	...

08006cb0 <Vector80>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8006cb0:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006cb2:	f7fb fca5 	bl	8002600 <_stats_increase_irq>
 8006cb6:	f7fb fe03 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8006cba:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <Vector80+0x30>)
  if (dma.streams[5].func)
 8006cbc:	4809      	ldr	r0, [pc, #36]	; (8006ce4 <Vector80+0x34>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8006cbe:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 8006cc0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8006cc2:	0989      	lsrs	r1, r1, #6
 8006cc4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8006cc8:	018c      	lsls	r4, r1, #6
 8006cca:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 8006ccc:	b10a      	cbz	r2, 8006cd2 <Vector80+0x22>
    dma.streams[5].func(dma.streams[5].param, flags);
 8006cce:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8006cd0:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006cd2:	f7fb fddd 	bl	8002890 <_dbg_check_leave_isr>
}
 8006cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006cda:	f7fb bc69 	b.w	80025b0 <_port_irq_epilogue>
 8006cde:	bf00      	nop
 8006ce0:	40026000 	.word	0x40026000
 8006ce4:	20001460 	.word	0x20001460
	...

08006cf0 <Vector7C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8006cf0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8006cf2:	f7fb fc85 	bl	8002600 <_stats_increase_irq>
 8006cf6:	f7fb fde3 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8006cfa:	4b08      	ldr	r3, [pc, #32]	; (8006d1c <Vector7C+0x2c>)
  if (dma.streams[4].func)
 8006cfc:	4808      	ldr	r0, [pc, #32]	; (8006d20 <Vector7C+0x30>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8006cfe:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8006d00:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8006d02:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8006d06:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8006d08:	b10a      	cbz	r2, 8006d0e <Vector7C+0x1e>
    dma.streams[4].func(dma.streams[4].param, flags);
 8006d0a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8006d0c:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006d0e:	f7fb fdbf 	bl	8002890 <_dbg_check_leave_isr>
}
 8006d12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8006d16:	f7fb bc4b 	b.w	80025b0 <_port_irq_epilogue>
 8006d1a:	bf00      	nop
 8006d1c:	40026000 	.word	0x40026000
 8006d20:	20001460 	.word	0x20001460
	...

08006d30 <Vector78>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8006d30:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006d32:	f7fb fc65 	bl	8002600 <_stats_increase_irq>
 8006d36:	f7fb fdc3 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8006d3a:	4b09      	ldr	r3, [pc, #36]	; (8006d60 <Vector78+0x30>)
  if (dma.streams[3].func)
 8006d3c:	4809      	ldr	r0, [pc, #36]	; (8006d64 <Vector78+0x34>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8006d3e:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 8006d40:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8006d42:	0d89      	lsrs	r1, r1, #22
 8006d44:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8006d48:	058c      	lsls	r4, r1, #22
 8006d4a:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 8006d4c:	b10a      	cbz	r2, 8006d52 <Vector78+0x22>
    dma.streams[3].func(dma.streams[3].param, flags);
 8006d4e:	6a00      	ldr	r0, [r0, #32]
 8006d50:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006d52:	f7fb fd9d 	bl	8002890 <_dbg_check_leave_isr>
}
 8006d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006d5a:	f7fb bc29 	b.w	80025b0 <_port_irq_epilogue>
 8006d5e:	bf00      	nop
 8006d60:	40026000 	.word	0x40026000
 8006d64:	20001460 	.word	0x20001460
	...

08006d70 <Vector74>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8006d70:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006d72:	f7fb fc45 	bl	8002600 <_stats_increase_irq>
 8006d76:	f7fb fda3 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8006d7a:	4b09      	ldr	r3, [pc, #36]	; (8006da0 <Vector74+0x30>)
  if (dma.streams[2].func)
 8006d7c:	4809      	ldr	r0, [pc, #36]	; (8006da4 <Vector74+0x34>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8006d7e:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 8006d80:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8006d82:	0c09      	lsrs	r1, r1, #16
 8006d84:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8006d88:	040c      	lsls	r4, r1, #16
 8006d8a:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 8006d8c:	b10a      	cbz	r2, 8006d92 <Vector74+0x22>
    dma.streams[2].func(dma.streams[2].param, flags);
 8006d8e:	6980      	ldr	r0, [r0, #24]
 8006d90:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006d92:	f7fb fd7d 	bl	8002890 <_dbg_check_leave_isr>
}
 8006d96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006d9a:	f7fb bc09 	b.w	80025b0 <_port_irq_epilogue>
 8006d9e:	bf00      	nop
 8006da0:	40026000 	.word	0x40026000
 8006da4:	20001460 	.word	0x20001460
	...

08006db0 <Vector70>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8006db0:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8006db2:	f7fb fc25 	bl	8002600 <_stats_increase_irq>
 8006db6:	f7fb fd83 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8006dba:	4b09      	ldr	r3, [pc, #36]	; (8006de0 <Vector70+0x30>)
  if (dma.streams[1].func)
 8006dbc:	4809      	ldr	r0, [pc, #36]	; (8006de4 <Vector70+0x34>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8006dbe:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 8006dc0:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8006dc2:	0989      	lsrs	r1, r1, #6
 8006dc4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8006dc8:	018c      	lsls	r4, r1, #6
 8006dca:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 8006dcc:	b10a      	cbz	r2, 8006dd2 <Vector70+0x22>
    dma.streams[1].func(dma.streams[1].param, flags);
 8006dce:	6900      	ldr	r0, [r0, #16]
 8006dd0:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006dd2:	f7fb fd5d 	bl	8002890 <_dbg_check_leave_isr>
}
 8006dd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8006dda:	f7fb bbe9 	b.w	80025b0 <_port_irq_epilogue>
 8006dde:	bf00      	nop
 8006de0:	40026000 	.word	0x40026000
 8006de4:	20001460 	.word	0x20001460
	...

08006df0 <Vector6C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8006df0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8006df2:	f7fb fc05 	bl	8002600 <_stats_increase_irq>
 8006df6:	f7fb fd63 	bl	80028c0 <_dbg_check_enter_isr>
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8006dfa:	4b08      	ldr	r3, [pc, #32]	; (8006e1c <Vector6C+0x2c>)
  if (dma.streams[0].func)
 8006dfc:	4808      	ldr	r0, [pc, #32]	; (8006e20 <Vector6C+0x30>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8006dfe:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 8006e00:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8006e02:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8006e06:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8006e08:	b10a      	cbz	r2, 8006e0e <Vector6C+0x1e>
    dma.streams[0].func(dma.streams[0].param, flags);
 8006e0a:	6880      	ldr	r0, [r0, #8]
 8006e0c:	4790      	blx	r2
  OSAL_IRQ_EPILOGUE();
 8006e0e:	f7fb fd3f 	bl	8002890 <_dbg_check_leave_isr>
}
 8006e12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8006e16:	f7fb bbcb 	b.w	80025b0 <_port_irq_epilogue>
 8006e1a:	bf00      	nop
 8006e1c:	40026000 	.word	0x40026000
 8006e20:	20001460 	.word	0x20001460
	...

08006e30 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC_HANDLER) {
 8006e30:	b538      	push	{r3, r4, r5, lr}
  OSAL_IRQ_PROLOGUE();
 8006e32:	f7fb fbe5 	bl	8002600 <_stats_increase_irq>
 8006e36:	f7fb fd43 	bl	80028c0 <_dbg_check_enter_isr>
  sr = ADC1->SR;
 8006e3a:	4b33      	ldr	r3, [pc, #204]	; (8006f08 <Vector88+0xd8>)
 8006e3c:	681d      	ldr	r5, [r3, #0]
  ADC1->SR = 0;
 8006e3e:	2200      	movs	r2, #0
 8006e40:	601a      	str	r2, [r3, #0]
  if ((sr & ADC_SR_OVR) && (dmaStreamGetTransactionSize(ADCD1.dmastp) > 0)) {
 8006e42:	06aa      	lsls	r2, r5, #26
 8006e44:	d529      	bpl.n	8006e9a <Vector88+0x6a>
 8006e46:	4c31      	ldr	r4, [pc, #196]	; (8006f0c <Vector88+0xdc>)
 8006e48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	b323      	cbz	r3, 8006e9a <Vector88+0x6a>
    if (ADCD1.grpp != NULL)
 8006e50:	6923      	ldr	r3, [r4, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d047      	beq.n	8006ee6 <Vector88+0xb6>
      _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
 8006e56:	4620      	mov	r0, r4
 8006e58:	f7fb fff2 	bl	8002e40 <adc_lld_stop_conversion>
 8006e5c:	6923      	ldr	r3, [r4, #16]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d04b      	beq.n	8006efc <Vector88+0xcc>
 8006e64:	2205      	movs	r2, #5
 8006e66:	7022      	strb	r2, [r4, #0]
 8006e68:	2101      	movs	r1, #1
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	4798      	blx	r3
 8006e6e:	7823      	ldrb	r3, [r4, #0]
 8006e70:	2b05      	cmp	r3, #5
 8006e72:	d043      	beq.n	8006efc <Vector88+0xcc>
 8006e74:	2320      	movs	r3, #32
 8006e76:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8006e7a:	f7fb fc29 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8006e7e:	f7fb fd4f 	bl	8002920 <_dbg_check_lock_from_isr>
 8006e82:	4823      	ldr	r0, [pc, #140]	; (8006f10 <Vector88+0xe0>)
 8006e84:	f04f 31ff 	mov.w	r1, #4294967295
 8006e88:	f7fb fcf2 	bl	8002870 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8006e8c:	f7fb fd30 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8006e90:	f7fb fc0e 	bl	80026b0 <_stats_stop_measure_crit_isr>
 8006e94:	2300      	movs	r3, #0
 8006e96:	f383 8811 	msr	BASEPRI, r3
  if (sr & ADC_SR_AWD) {
 8006e9a:	07eb      	lsls	r3, r5, #31
 8006e9c:	d523      	bpl.n	8006ee6 <Vector88+0xb6>
    if (ADCD1.grpp != NULL) {
 8006e9e:	4c1b      	ldr	r4, [pc, #108]	; (8006f0c <Vector88+0xdc>)
 8006ea0:	6923      	ldr	r3, [r4, #16]
 8006ea2:	b303      	cbz	r3, 8006ee6 <Vector88+0xb6>
      _adc_isr_error_code(&ADCD1, ADC_ERR_WATCHDOG);
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	f7fb ffcb 	bl	8002e40 <adc_lld_stop_conversion>
 8006eaa:	6923      	ldr	r3, [r4, #16]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	b303      	cbz	r3, 8006ef2 <Vector88+0xc2>
 8006eb0:	2205      	movs	r2, #5
 8006eb2:	7022      	strb	r2, [r4, #0]
 8006eb4:	2102      	movs	r1, #2
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	4798      	blx	r3
 8006eba:	7823      	ldrb	r3, [r4, #0]
 8006ebc:	2b05      	cmp	r3, #5
 8006ebe:	d018      	beq.n	8006ef2 <Vector88+0xc2>
 8006ec0:	2320      	movs	r3, #32
 8006ec2:	f383 8811 	msr	BASEPRI, r3
  _stats_start_measure_crit_isr();
 8006ec6:	f7fb fc03 	bl	80026d0 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8006eca:	f7fb fd29 	bl	8002920 <_dbg_check_lock_from_isr>
 8006ece:	4810      	ldr	r0, [pc, #64]	; (8006f10 <Vector88+0xe0>)
 8006ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8006ed4:	f7fb fccc 	bl	8002870 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8006ed8:	f7fb fd0a 	bl	80028f0 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8006edc:	f7fb fbe8 	bl	80026b0 <_stats_stop_measure_crit_isr>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8006ee6:	f7fb fcd3 	bl	8002890 <_dbg_check_leave_isr>
}
 8006eea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8006eee:	f7fb bb5f 	b.w	80025b0 <_port_irq_epilogue>
      _adc_isr_error_code(&ADCD1, ADC_ERR_WATCHDOG);
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	7022      	strb	r2, [r4, #0]
 8006ef8:	6123      	str	r3, [r4, #16]
 8006efa:	e7e1      	b.n	8006ec0 <Vector88+0x90>
      _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
 8006efc:	2202      	movs	r2, #2
 8006efe:	2300      	movs	r3, #0
 8006f00:	7022      	strb	r2, [r4, #0]
 8006f02:	6123      	str	r3, [r4, #16]
 8006f04:	e7b6      	b.n	8006e74 <Vector88+0x44>
 8006f06:	bf00      	nop
 8006f08:	40012000 	.word	0x40012000
 8006f0c:	20000ca0 	.word	0x20000ca0
 8006f10:	20000cb4 	.word	0x20000cb4
	...

08006f20 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8006f20:	b4f0      	push	{r4, r5, r6, r7}
 8006f22:	4f14      	ldr	r7, [pc, #80]	; (8006f74 <__init_ram_areas+0x54>)
 8006f24:	4d14      	ldr	r5, [pc, #80]	; (8006f78 <__init_ram_areas+0x58>)
 8006f26:	4815      	ldr	r0, [pc, #84]	; (8006f7c <__init_ram_areas+0x5c>)
 8006f28:	4b15      	ldr	r3, [pc, #84]	; (8006f80 <__init_ram_areas+0x60>)
 8006f2a:	4916      	ldr	r1, [pc, #88]	; (8006f84 <__init_ram_areas+0x64>)
 8006f2c:	f107 0c70 	add.w	ip, r7, #112	; 0x70
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
 8006f30:	2600      	movs	r6, #0
    while (p < rap->clear_area) {
 8006f32:	4298      	cmp	r0, r3
 8006f34:	d911      	bls.n	8006f5a <__init_ram_areas+0x3a>
 8006f36:	3904      	subs	r1, #4
 8006f38:	461a      	mov	r2, r3
      *p = *tp;
 8006f3a:	f851 4f04 	ldr.w	r4, [r1, #4]!
 8006f3e:	f842 4b04 	str.w	r4, [r2], #4
    while (p < rap->clear_area) {
 8006f42:	4290      	cmp	r0, r2
 8006f44:	d8f9      	bhi.n	8006f3a <__init_ram_areas+0x1a>
 8006f46:	1e42      	subs	r2, r0, #1
 8006f48:	1ad2      	subs	r2, r2, r3
 8006f4a:	f022 0203 	bic.w	r2, r2, #3
 8006f4e:	3204      	adds	r2, #4
 8006f50:	4413      	add	r3, r2
    while (p < rap->no_init_area) {
 8006f52:	429d      	cmp	r5, r3
 8006f54:	d903      	bls.n	8006f5e <__init_ram_areas+0x3e>
      *p = 0;
 8006f56:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->no_init_area) {
 8006f5a:	429d      	cmp	r5, r3
 8006f5c:	d8fb      	bhi.n	8006f56 <__init_ram_areas+0x36>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
 8006f5e:	4567      	cmp	r7, ip
 8006f60:	d005      	beq.n	8006f6e <__init_ram_areas+0x4e>
 8006f62:	e9d7 1304 	ldrd	r1, r3, [r7, #16]
 8006f66:	e9d7 0506 	ldrd	r0, r5, [r7, #24]
 8006f6a:	3710      	adds	r7, #16
 8006f6c:	e7e1      	b.n	8006f32 <__init_ram_areas+0x12>
#endif
}
 8006f6e:	bcf0      	pop	{r4, r5, r6, r7}
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop
 8006f74:	080096b0 	.word	0x080096b0
 8006f78:	20001de0 	.word	0x20001de0
 8006f7c:	20001de0 	.word	0x20001de0
 8006f80:	20001de0 	.word	0x20001de0
 8006f84:	08009e34 	.word	0x08009e34
	...

08006f90 <__default_exit>:
  while (true) {
 8006f90:	e7fe      	b.n	8006f90 <__default_exit>
 8006f92:	bf00      	nop
	...

08006fa0 <__late_init>:
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
	...

08006fb0 <__core_init>:
}
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	0000      	movs	r0, r0
	...

08006fb8 <atan>:
 8006fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fbc:	4bc6      	ldr	r3, [pc, #792]	; (80072d8 <atan+0x320>)
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006fc4:	429e      	cmp	r6, r3
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	9101      	str	r1, [sp, #4]
 8006fca:	468a      	mov	sl, r1
 8006fcc:	dd11      	ble.n	8006ff2 <atan+0x3a>
 8006fce:	4bc3      	ldr	r3, [pc, #780]	; (80072dc <atan+0x324>)
 8006fd0:	429e      	cmp	r6, r3
 8006fd2:	f300 80b8 	bgt.w	8007146 <atan+0x18e>
 8006fd6:	f000 80b3 	beq.w	8007140 <atan+0x188>
 8006fda:	4bc1      	ldr	r3, [pc, #772]	; (80072e0 <atan+0x328>)
 8006fdc:	4ac1      	ldr	r2, [pc, #772]	; (80072e4 <atan+0x32c>)
 8006fde:	4cc2      	ldr	r4, [pc, #776]	; (80072e8 <atan+0x330>)
 8006fe0:	f1ba 0f00 	cmp.w	sl, #0
 8006fe4:	bfd8      	it	le
 8006fe6:	4613      	movle	r3, r2
 8006fe8:	4620      	mov	r0, r4
 8006fea:	4619      	mov	r1, r3
 8006fec:	b003      	add	sp, #12
 8006fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff2:	4bbe      	ldr	r3, [pc, #760]	; (80072ec <atan+0x334>)
 8006ff4:	429e      	cmp	r6, r3
 8006ff6:	f300 80c1 	bgt.w	800717c <atan+0x1c4>
 8006ffa:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006ffe:	429e      	cmp	r6, r3
 8007000:	f340 80ae 	ble.w	8007160 <atan+0x1a8>
 8007004:	f04f 3bff 	mov.w	fp, #4294967295
 8007008:	9b01      	ldr	r3, [sp, #4]
 800700a:	4622      	mov	r2, r4
 800700c:	4619      	mov	r1, r3
 800700e:	4620      	mov	r0, r4
 8007010:	f7f9 fb34 	bl	800067c <__aeabi_dmul>
 8007014:	4602      	mov	r2, r0
 8007016:	460b      	mov	r3, r1
 8007018:	4680      	mov	r8, r0
 800701a:	4689      	mov	r9, r1
 800701c:	f7f9 fb2e 	bl	800067c <__aeabi_dmul>
 8007020:	a395      	add	r3, pc, #596	; (adr r3, 8007278 <atan+0x2c0>)
 8007022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007026:	4606      	mov	r6, r0
 8007028:	460f      	mov	r7, r1
 800702a:	f7f9 fb27 	bl	800067c <__aeabi_dmul>
 800702e:	a394      	add	r3, pc, #592	; (adr r3, 8007280 <atan+0x2c8>)
 8007030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007034:	f7f9 f96c 	bl	8000310 <__adddf3>
 8007038:	4632      	mov	r2, r6
 800703a:	463b      	mov	r3, r7
 800703c:	f7f9 fb1e 	bl	800067c <__aeabi_dmul>
 8007040:	a391      	add	r3, pc, #580	; (adr r3, 8007288 <atan+0x2d0>)
 8007042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007046:	f7f9 f963 	bl	8000310 <__adddf3>
 800704a:	4632      	mov	r2, r6
 800704c:	463b      	mov	r3, r7
 800704e:	f7f9 fb15 	bl	800067c <__aeabi_dmul>
 8007052:	a38f      	add	r3, pc, #572	; (adr r3, 8007290 <atan+0x2d8>)
 8007054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007058:	f7f9 f95a 	bl	8000310 <__adddf3>
 800705c:	4632      	mov	r2, r6
 800705e:	463b      	mov	r3, r7
 8007060:	f7f9 fb0c 	bl	800067c <__aeabi_dmul>
 8007064:	a38c      	add	r3, pc, #560	; (adr r3, 8007298 <atan+0x2e0>)
 8007066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706a:	f7f9 f951 	bl	8000310 <__adddf3>
 800706e:	4632      	mov	r2, r6
 8007070:	463b      	mov	r3, r7
 8007072:	f7f9 fb03 	bl	800067c <__aeabi_dmul>
 8007076:	a38a      	add	r3, pc, #552	; (adr r3, 80072a0 <atan+0x2e8>)
 8007078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707c:	f7f9 f948 	bl	8000310 <__adddf3>
 8007080:	4642      	mov	r2, r8
 8007082:	464b      	mov	r3, r9
 8007084:	f7f9 fafa 	bl	800067c <__aeabi_dmul>
 8007088:	a387      	add	r3, pc, #540	; (adr r3, 80072a8 <atan+0x2f0>)
 800708a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708e:	4680      	mov	r8, r0
 8007090:	4689      	mov	r9, r1
 8007092:	4630      	mov	r0, r6
 8007094:	4639      	mov	r1, r7
 8007096:	f7f9 faf1 	bl	800067c <__aeabi_dmul>
 800709a:	a385      	add	r3, pc, #532	; (adr r3, 80072b0 <atan+0x2f8>)
 800709c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a0:	f7f9 f934 	bl	800030c <__aeabi_dsub>
 80070a4:	4632      	mov	r2, r6
 80070a6:	463b      	mov	r3, r7
 80070a8:	f7f9 fae8 	bl	800067c <__aeabi_dmul>
 80070ac:	a382      	add	r3, pc, #520	; (adr r3, 80072b8 <atan+0x300>)
 80070ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b2:	f7f9 f92b 	bl	800030c <__aeabi_dsub>
 80070b6:	4632      	mov	r2, r6
 80070b8:	463b      	mov	r3, r7
 80070ba:	f7f9 fadf 	bl	800067c <__aeabi_dmul>
 80070be:	a380      	add	r3, pc, #512	; (adr r3, 80072c0 <atan+0x308>)
 80070c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c4:	f7f9 f922 	bl	800030c <__aeabi_dsub>
 80070c8:	4632      	mov	r2, r6
 80070ca:	463b      	mov	r3, r7
 80070cc:	f7f9 fad6 	bl	800067c <__aeabi_dmul>
 80070d0:	a37d      	add	r3, pc, #500	; (adr r3, 80072c8 <atan+0x310>)
 80070d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d6:	f7f9 f919 	bl	800030c <__aeabi_dsub>
 80070da:	4632      	mov	r2, r6
 80070dc:	463b      	mov	r3, r7
 80070de:	f7f9 facd 	bl	800067c <__aeabi_dmul>
 80070e2:	f1bb 3fff 	cmp.w	fp, #4294967295
 80070e6:	4602      	mov	r2, r0
 80070e8:	460b      	mov	r3, r1
 80070ea:	d06e      	beq.n	80071ca <atan+0x212>
 80070ec:	4640      	mov	r0, r8
 80070ee:	4649      	mov	r1, r9
 80070f0:	f7f9 f90e 	bl	8000310 <__adddf3>
 80070f4:	4e7e      	ldr	r6, [pc, #504]	; (80072f0 <atan+0x338>)
 80070f6:	9b01      	ldr	r3, [sp, #4]
 80070f8:	4622      	mov	r2, r4
 80070fa:	f7f9 fabf 	bl	800067c <__aeabi_dmul>
 80070fe:	4b7d      	ldr	r3, [pc, #500]	; (80072f4 <atan+0x33c>)
 8007100:	eb06 06cb 	add.w	r6, r6, fp, lsl #3
 8007104:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8007108:	449b      	add	fp, r3
 800710a:	e9db 2300 	ldrd	r2, r3, [fp]
 800710e:	f7f9 f8fd 	bl	800030c <__aeabi_dsub>
 8007112:	4622      	mov	r2, r4
 8007114:	9b01      	ldr	r3, [sp, #4]
 8007116:	f7f9 f8f9 	bl	800030c <__aeabi_dsub>
 800711a:	460b      	mov	r3, r1
 800711c:	4602      	mov	r2, r0
 800711e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8007122:	f7f9 f8f3 	bl	800030c <__aeabi_dsub>
 8007126:	f1ba 0f00 	cmp.w	sl, #0
 800712a:	4604      	mov	r4, r0
 800712c:	460b      	mov	r3, r1
 800712e:	f6bf af5b 	bge.w	8006fe8 <atan+0x30>
 8007132:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007136:	4620      	mov	r0, r4
 8007138:	4619      	mov	r1, r3
 800713a:	b003      	add	sp, #12
 800713c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007140:	2800      	cmp	r0, #0
 8007142:	f43f af4a 	beq.w	8006fda <atan+0x22>
 8007146:	9b01      	ldr	r3, [sp, #4]
 8007148:	4622      	mov	r2, r4
 800714a:	4620      	mov	r0, r4
 800714c:	4619      	mov	r1, r3
 800714e:	f7f9 f8df 	bl	8000310 <__adddf3>
 8007152:	4604      	mov	r4, r0
 8007154:	460b      	mov	r3, r1
 8007156:	4620      	mov	r0, r4
 8007158:	4619      	mov	r1, r3
 800715a:	b003      	add	sp, #12
 800715c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007160:	a35b      	add	r3, pc, #364	; (adr r3, 80072d0 <atan+0x318>)
 8007162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007166:	f7f9 f8d3 	bl	8000310 <__adddf3>
 800716a:	4b63      	ldr	r3, [pc, #396]	; (80072f8 <atan+0x340>)
 800716c:	2200      	movs	r2, #0
 800716e:	f7f9 fd15 	bl	8000b9c <__aeabi_dcmpgt>
 8007172:	2800      	cmp	r0, #0
 8007174:	f43f af46 	beq.w	8007004 <atan+0x4c>
 8007178:	4653      	mov	r3, sl
 800717a:	e735      	b.n	8006fe8 <atan+0x30>
 800717c:	f000 f8c6 	bl	800730c <fabs>
 8007180:	4b5e      	ldr	r3, [pc, #376]	; (80072fc <atan+0x344>)
 8007182:	429e      	cmp	r6, r3
 8007184:	4604      	mov	r4, r0
 8007186:	460d      	mov	r5, r1
 8007188:	dc34      	bgt.n	80071f4 <atan+0x23c>
 800718a:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800718e:	429e      	cmp	r6, r3
 8007190:	dc59      	bgt.n	8007246 <atan+0x28e>
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	f7f9 f8bb 	bl	8000310 <__adddf3>
 800719a:	4b57      	ldr	r3, [pc, #348]	; (80072f8 <atan+0x340>)
 800719c:	2200      	movs	r2, #0
 800719e:	f7f9 f8b5 	bl	800030c <__aeabi_dsub>
 80071a2:	2200      	movs	r2, #0
 80071a4:	4606      	mov	r6, r0
 80071a6:	460f      	mov	r7, r1
 80071a8:	4620      	mov	r0, r4
 80071aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80071ae:	4629      	mov	r1, r5
 80071b0:	f7f9 f8ae 	bl	8000310 <__adddf3>
 80071b4:	4602      	mov	r2, r0
 80071b6:	460b      	mov	r3, r1
 80071b8:	4630      	mov	r0, r6
 80071ba:	4639      	mov	r1, r7
 80071bc:	f7f9 fb88 	bl	80008d0 <__aeabi_ddiv>
 80071c0:	f04f 0b00 	mov.w	fp, #0
 80071c4:	4604      	mov	r4, r0
 80071c6:	9101      	str	r1, [sp, #4]
 80071c8:	e71e      	b.n	8007008 <atan+0x50>
 80071ca:	4640      	mov	r0, r8
 80071cc:	4649      	mov	r1, r9
 80071ce:	f7f9 f89f 	bl	8000310 <__adddf3>
 80071d2:	9b01      	ldr	r3, [sp, #4]
 80071d4:	4622      	mov	r2, r4
 80071d6:	f7f9 fa51 	bl	800067c <__aeabi_dmul>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	4620      	mov	r0, r4
 80071e0:	9901      	ldr	r1, [sp, #4]
 80071e2:	f7f9 f893 	bl	800030c <__aeabi_dsub>
 80071e6:	4604      	mov	r4, r0
 80071e8:	460b      	mov	r3, r1
 80071ea:	4620      	mov	r0, r4
 80071ec:	4619      	mov	r1, r3
 80071ee:	b003      	add	sp, #12
 80071f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f4:	4b42      	ldr	r3, [pc, #264]	; (8007300 <atan+0x348>)
 80071f6:	429e      	cmp	r6, r3
 80071f8:	da1a      	bge.n	8007230 <atan+0x278>
 80071fa:	4b42      	ldr	r3, [pc, #264]	; (8007304 <atan+0x34c>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	f7f9 f885 	bl	800030c <__aeabi_dsub>
 8007202:	4b40      	ldr	r3, [pc, #256]	; (8007304 <atan+0x34c>)
 8007204:	4606      	mov	r6, r0
 8007206:	460f      	mov	r7, r1
 8007208:	2200      	movs	r2, #0
 800720a:	4620      	mov	r0, r4
 800720c:	4629      	mov	r1, r5
 800720e:	f7f9 fa35 	bl	800067c <__aeabi_dmul>
 8007212:	4b39      	ldr	r3, [pc, #228]	; (80072f8 <atan+0x340>)
 8007214:	2200      	movs	r2, #0
 8007216:	f7f9 f87b 	bl	8000310 <__adddf3>
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	4630      	mov	r0, r6
 8007220:	4639      	mov	r1, r7
 8007222:	f7f9 fb55 	bl	80008d0 <__aeabi_ddiv>
 8007226:	f04f 0b02 	mov.w	fp, #2
 800722a:	4604      	mov	r4, r0
 800722c:	9101      	str	r1, [sp, #4]
 800722e:	e6eb      	b.n	8007008 <atan+0x50>
 8007230:	4602      	mov	r2, r0
 8007232:	460b      	mov	r3, r1
 8007234:	2000      	movs	r0, #0
 8007236:	4934      	ldr	r1, [pc, #208]	; (8007308 <atan+0x350>)
 8007238:	f7f9 fb4a 	bl	80008d0 <__aeabi_ddiv>
 800723c:	f04f 0b03 	mov.w	fp, #3
 8007240:	4604      	mov	r4, r0
 8007242:	9101      	str	r1, [sp, #4]
 8007244:	e6e0      	b.n	8007008 <atan+0x50>
 8007246:	4b2c      	ldr	r3, [pc, #176]	; (80072f8 <atan+0x340>)
 8007248:	2200      	movs	r2, #0
 800724a:	f7f9 f85f 	bl	800030c <__aeabi_dsub>
 800724e:	4b2a      	ldr	r3, [pc, #168]	; (80072f8 <atan+0x340>)
 8007250:	4606      	mov	r6, r0
 8007252:	460f      	mov	r7, r1
 8007254:	4620      	mov	r0, r4
 8007256:	2200      	movs	r2, #0
 8007258:	4629      	mov	r1, r5
 800725a:	f7f9 f859 	bl	8000310 <__adddf3>
 800725e:	4602      	mov	r2, r0
 8007260:	460b      	mov	r3, r1
 8007262:	4630      	mov	r0, r6
 8007264:	4639      	mov	r1, r7
 8007266:	f7f9 fb33 	bl	80008d0 <__aeabi_ddiv>
 800726a:	f04f 0b01 	mov.w	fp, #1
 800726e:	4604      	mov	r4, r0
 8007270:	9101      	str	r1, [sp, #4]
 8007272:	e6c9      	b.n	8007008 <atan+0x50>
 8007274:	f3af 8000 	nop.w
 8007278:	e322da11 	.word	0xe322da11
 800727c:	3f90ad3a 	.word	0x3f90ad3a
 8007280:	24760deb 	.word	0x24760deb
 8007284:	3fa97b4b 	.word	0x3fa97b4b
 8007288:	a0d03d51 	.word	0xa0d03d51
 800728c:	3fb10d66 	.word	0x3fb10d66
 8007290:	c54c206e 	.word	0xc54c206e
 8007294:	3fb745cd 	.word	0x3fb745cd
 8007298:	920083ff 	.word	0x920083ff
 800729c:	3fc24924 	.word	0x3fc24924
 80072a0:	5555550d 	.word	0x5555550d
 80072a4:	3fd55555 	.word	0x3fd55555
 80072a8:	2c6a6c2f 	.word	0x2c6a6c2f
 80072ac:	bfa2b444 	.word	0xbfa2b444
 80072b0:	52defd9a 	.word	0x52defd9a
 80072b4:	3fadde2d 	.word	0x3fadde2d
 80072b8:	af749a6d 	.word	0xaf749a6d
 80072bc:	3fb3b0f2 	.word	0x3fb3b0f2
 80072c0:	fe231671 	.word	0xfe231671
 80072c4:	3fbc71c6 	.word	0x3fbc71c6
 80072c8:	9998ebc4 	.word	0x9998ebc4
 80072cc:	3fc99999 	.word	0x3fc99999
 80072d0:	8800759c 	.word	0x8800759c
 80072d4:	7e37e43c 	.word	0x7e37e43c
 80072d8:	440fffff 	.word	0x440fffff
 80072dc:	7ff00000 	.word	0x7ff00000
 80072e0:	3ff921fb 	.word	0x3ff921fb
 80072e4:	bff921fb 	.word	0xbff921fb
 80072e8:	54442d18 	.word	0x54442d18
 80072ec:	3fdbffff 	.word	0x3fdbffff
 80072f0:	08009848 	.word	0x08009848
 80072f4:	08009868 	.word	0x08009868
 80072f8:	3ff00000 	.word	0x3ff00000
 80072fc:	3ff2ffff 	.word	0x3ff2ffff
 8007300:	40038000 	.word	0x40038000
 8007304:	3ff80000 	.word	0x3ff80000
 8007308:	bff00000 	.word	0xbff00000

0800730c <fabs>:
 800730c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop

08007314 <sqrt>:
 8007314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007318:	b08b      	sub	sp, #44	; 0x2c
 800731a:	4604      	mov	r4, r0
 800731c:	460d      	mov	r5, r1
 800731e:	f000 f859 	bl	80073d4 <__ieee754_sqrt>
 8007322:	4b2a      	ldr	r3, [pc, #168]	; (80073cc <sqrt+0xb8>)
 8007324:	f993 b000 	ldrsb.w	fp, [r3]
 8007328:	f1bb 3fff 	cmp.w	fp, #4294967295
 800732c:	4606      	mov	r6, r0
 800732e:	460f      	mov	r7, r1
 8007330:	d012      	beq.n	8007358 <sqrt+0x44>
 8007332:	4622      	mov	r2, r4
 8007334:	462b      	mov	r3, r5
 8007336:	4620      	mov	r0, r4
 8007338:	4629      	mov	r1, r5
 800733a:	f7f9 fc39 	bl	8000bb0 <__aeabi_dcmpun>
 800733e:	4682      	mov	sl, r0
 8007340:	b950      	cbnz	r0, 8007358 <sqrt+0x44>
 8007342:	f04f 0800 	mov.w	r8, #0
 8007346:	f04f 0900 	mov.w	r9, #0
 800734a:	4642      	mov	r2, r8
 800734c:	464b      	mov	r3, r9
 800734e:	4620      	mov	r0, r4
 8007350:	4629      	mov	r1, r5
 8007352:	f7f9 fc05 	bl	8000b60 <__aeabi_dcmplt>
 8007356:	b920      	cbnz	r0, 8007362 <sqrt+0x4e>
 8007358:	4630      	mov	r0, r6
 800735a:	4639      	mov	r1, r7
 800735c:	b00b      	add	sp, #44	; 0x2c
 800735e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007362:	4b1b      	ldr	r3, [pc, #108]	; (80073d0 <sqrt+0xbc>)
 8007364:	f8cd a020 	str.w	sl, [sp, #32]
 8007368:	2201      	movs	r2, #1
 800736a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800736e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007372:	9200      	str	r2, [sp, #0]
 8007374:	9301      	str	r3, [sp, #4]
 8007376:	f1bb 0f00 	cmp.w	fp, #0
 800737a:	d017      	beq.n	80073ac <sqrt+0x98>
 800737c:	4642      	mov	r2, r8
 800737e:	464b      	mov	r3, r9
 8007380:	4640      	mov	r0, r8
 8007382:	4649      	mov	r1, r9
 8007384:	f7f9 faa4 	bl	80008d0 <__aeabi_ddiv>
 8007388:	f1bb 0f02 	cmp.w	fp, #2
 800738c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007390:	d10e      	bne.n	80073b0 <sqrt+0x9c>
 8007392:	f000 f8e9 	bl	8007568 <__errno>
 8007396:	2321      	movs	r3, #33	; 0x21
 8007398:	6003      	str	r3, [r0, #0]
 800739a:	9b08      	ldr	r3, [sp, #32]
 800739c:	b983      	cbnz	r3, 80073c0 <sqrt+0xac>
 800739e:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80073a2:	4630      	mov	r0, r6
 80073a4:	4639      	mov	r1, r7
 80073a6:	b00b      	add	sp, #44	; 0x2c
 80073a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ac:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80073b0:	4668      	mov	r0, sp
 80073b2:	f000 f8d3 	bl	800755c <matherr>
 80073b6:	2800      	cmp	r0, #0
 80073b8:	d0eb      	beq.n	8007392 <sqrt+0x7e>
 80073ba:	9b08      	ldr	r3, [sp, #32]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d0ee      	beq.n	800739e <sqrt+0x8a>
 80073c0:	f000 f8d2 	bl	8007568 <__errno>
 80073c4:	9b08      	ldr	r3, [sp, #32]
 80073c6:	6003      	str	r3, [r0, #0]
 80073c8:	e7e9      	b.n	800739e <sqrt+0x8a>
 80073ca:	bf00      	nop
 80073cc:	2000086c 	.word	0x2000086c
 80073d0:	08009888 	.word	0x08009888

080073d4 <__ieee754_sqrt>:
 80073d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073d8:	4f5f      	ldr	r7, [pc, #380]	; (8007558 <__ieee754_sqrt+0x184>)
 80073da:	ea37 0201 	bics.w	r2, r7, r1
 80073de:	460e      	mov	r6, r1
 80073e0:	4605      	mov	r5, r0
 80073e2:	f000 8097 	beq.w	8007514 <__ieee754_sqrt+0x140>
 80073e6:	2900      	cmp	r1, #0
 80073e8:	460b      	mov	r3, r1
 80073ea:	4604      	mov	r4, r0
 80073ec:	dd4e      	ble.n	800748c <__ieee754_sqrt+0xb8>
 80073ee:	1509      	asrs	r1, r1, #20
 80073f0:	d05a      	beq.n	80074a8 <__ieee754_sqrt+0xd4>
 80073f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073f6:	07ca      	lsls	r2, r1, #31
 80073f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073fc:	f2a1 3eff 	subw	lr, r1, #1023	; 0x3ff
 8007400:	d403      	bmi.n	800740a <__ieee754_sqrt+0x36>
 8007402:	005b      	lsls	r3, r3, #1
 8007404:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8007408:	0064      	lsls	r4, r4, #1
 800740a:	0fe2      	lsrs	r2, r4, #31
 800740c:	f04f 0c00 	mov.w	ip, #0
 8007410:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8007414:	ea4f 0e6e 	mov.w	lr, lr, asr #1
 8007418:	0064      	lsls	r4, r4, #1
 800741a:	4666      	mov	r6, ip
 800741c:	2516      	movs	r5, #22
 800741e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007422:	18b1      	adds	r1, r6, r2
 8007424:	4299      	cmp	r1, r3
 8007426:	dc02      	bgt.n	800742e <__ieee754_sqrt+0x5a>
 8007428:	1a5b      	subs	r3, r3, r1
 800742a:	188e      	adds	r6, r1, r2
 800742c:	4494      	add	ip, r2
 800742e:	005b      	lsls	r3, r3, #1
 8007430:	3d01      	subs	r5, #1
 8007432:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8007436:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800743a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800743e:	d1f0      	bne.n	8007422 <__ieee754_sqrt+0x4e>
 8007440:	462f      	mov	r7, r5
 8007442:	2020      	movs	r0, #32
 8007444:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007448:	e009      	b.n	800745e <__ieee754_sqrt+0x8a>
 800744a:	d03d      	beq.n	80074c8 <__ieee754_sqrt+0xf4>
 800744c:	0fe1      	lsrs	r1, r4, #31
 800744e:	3801      	subs	r0, #1
 8007450:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8007454:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8007458:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800745c:	d03d      	beq.n	80074da <__ieee754_sqrt+0x106>
 800745e:	42b3      	cmp	r3, r6
 8007460:	eb02 0105 	add.w	r1, r2, r5
 8007464:	ddf1      	ble.n	800744a <__ieee754_sqrt+0x76>
 8007466:	2900      	cmp	r1, #0
 8007468:	eb01 0502 	add.w	r5, r1, r2
 800746c:	db09      	blt.n	8007482 <__ieee754_sqrt+0xae>
 800746e:	46b0      	mov	r8, r6
 8007470:	1b9b      	subs	r3, r3, r6
 8007472:	42a1      	cmp	r1, r4
 8007474:	bf88      	it	hi
 8007476:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800747a:	1a64      	subs	r4, r4, r1
 800747c:	4417      	add	r7, r2
 800747e:	4646      	mov	r6, r8
 8007480:	e7e4      	b.n	800744c <__ieee754_sqrt+0x78>
 8007482:	2d00      	cmp	r5, #0
 8007484:	dbf3      	blt.n	800746e <__ieee754_sqrt+0x9a>
 8007486:	f106 0801 	add.w	r8, r6, #1
 800748a:	e7f1      	b.n	8007470 <__ieee754_sqrt+0x9c>
 800748c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007490:	4302      	orrs	r2, r0
 8007492:	d057      	beq.n	8007544 <__ieee754_sqrt+0x170>
 8007494:	2900      	cmp	r1, #0
 8007496:	d14b      	bne.n	8007530 <__ieee754_sqrt+0x15c>
 8007498:	0ae2      	lsrs	r2, r4, #11
 800749a:	3915      	subs	r1, #21
 800749c:	0564      	lsls	r4, r4, #21
 800749e:	4613      	mov	r3, r2
 80074a0:	2a00      	cmp	r2, #0
 80074a2:	d0f9      	beq.n	8007498 <__ieee754_sqrt+0xc4>
 80074a4:	02d7      	lsls	r7, r2, #11
 80074a6:	d452      	bmi.n	800754e <__ieee754_sqrt+0x17a>
 80074a8:	2000      	movs	r0, #0
 80074aa:	005b      	lsls	r3, r3, #1
 80074ac:	02de      	lsls	r6, r3, #11
 80074ae:	4605      	mov	r5, r0
 80074b0:	f100 0001 	add.w	r0, r0, #1
 80074b4:	d5f9      	bpl.n	80074aa <__ieee754_sqrt+0xd6>
 80074b6:	461a      	mov	r2, r3
 80074b8:	4623      	mov	r3, r4
 80074ba:	4084      	lsls	r4, r0
 80074bc:	f1c0 0020 	rsb	r0, r0, #32
 80074c0:	40c3      	lsrs	r3, r0
 80074c2:	4313      	orrs	r3, r2
 80074c4:	1b49      	subs	r1, r1, r5
 80074c6:	e794      	b.n	80073f2 <__ieee754_sqrt+0x1e>
 80074c8:	42a1      	cmp	r1, r4
 80074ca:	d8bf      	bhi.n	800744c <__ieee754_sqrt+0x78>
 80074cc:	2900      	cmp	r1, #0
 80074ce:	eb01 0502 	add.w	r5, r1, r2
 80074d2:	dbd6      	blt.n	8007482 <__ieee754_sqrt+0xae>
 80074d4:	4698      	mov	r8, r3
 80074d6:	2300      	movs	r3, #0
 80074d8:	e7cf      	b.n	800747a <__ieee754_sqrt+0xa6>
 80074da:	4323      	orrs	r3, r4
 80074dc:	d113      	bne.n	8007506 <__ieee754_sqrt+0x132>
 80074de:	0878      	lsrs	r0, r7, #1
 80074e0:	ea4f 036c 	mov.w	r3, ip, asr #1
 80074e4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80074e8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80074ec:	f01c 0f01 	tst.w	ip, #1
 80074f0:	bf18      	it	ne
 80074f2:	f040 4000 	orrne.w	r0, r0, #2147483648	; 0x80000000
 80074f6:	eb03 550e 	add.w	r5, r3, lr, lsl #20
 80074fa:	4602      	mov	r2, r0
 80074fc:	462b      	mov	r3, r5
 80074fe:	4610      	mov	r0, r2
 8007500:	4619      	mov	r1, r3
 8007502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007506:	1c7b      	adds	r3, r7, #1
 8007508:	bf16      	itet	ne
 800750a:	1c78      	addne	r0, r7, #1
 800750c:	f10c 0c01 	addeq.w	ip, ip, #1
 8007510:	0840      	lsrne	r0, r0, #1
 8007512:	e7e5      	b.n	80074e0 <__ieee754_sqrt+0x10c>
 8007514:	4602      	mov	r2, r0
 8007516:	460b      	mov	r3, r1
 8007518:	f7f9 f8b0 	bl	800067c <__aeabi_dmul>
 800751c:	462a      	mov	r2, r5
 800751e:	4633      	mov	r3, r6
 8007520:	f7f8 fef6 	bl	8000310 <__adddf3>
 8007524:	4602      	mov	r2, r0
 8007526:	460b      	mov	r3, r1
 8007528:	4610      	mov	r0, r2
 800752a:	4619      	mov	r1, r3
 800752c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007530:	4602      	mov	r2, r0
 8007532:	f7f8 feeb 	bl	800030c <__aeabi_dsub>
 8007536:	4602      	mov	r2, r0
 8007538:	460b      	mov	r3, r1
 800753a:	f7f9 f9c9 	bl	80008d0 <__aeabi_ddiv>
 800753e:	4602      	mov	r2, r0
 8007540:	460b      	mov	r3, r1
 8007542:	e7dc      	b.n	80074fe <__ieee754_sqrt+0x12a>
 8007544:	4602      	mov	r2, r0
 8007546:	4610      	mov	r0, r2
 8007548:	4619      	mov	r1, r3
 800754a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800754e:	4623      	mov	r3, r4
 8007550:	2020      	movs	r0, #32
 8007552:	f04f 35ff 	mov.w	r5, #4294967295
 8007556:	e7b3      	b.n	80074c0 <__ieee754_sqrt+0xec>
 8007558:	7ff00000 	.word	0x7ff00000

0800755c <matherr>:
 800755c:	2000      	movs	r0, #0
 800755e:	4770      	bx	lr

08007560 <atoi>:
 8007560:	220a      	movs	r2, #10
 8007562:	2100      	movs	r1, #0
 8007564:	f000 b88c 	b.w	8007680 <strtol>

08007568 <__errno>:
 8007568:	4b01      	ldr	r3, [pc, #4]	; (8007570 <__errno+0x8>)
 800756a:	6818      	ldr	r0, [r3, #0]
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	20000870 	.word	0x20000870

08007574 <_strtol_l.isra.0>:
 8007574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007578:	4f40      	ldr	r7, [pc, #256]	; (800767c <_strtol_l.isra.0+0x108>)
 800757a:	4681      	mov	r9, r0
 800757c:	460d      	mov	r5, r1
 800757e:	4628      	mov	r0, r5
 8007580:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007584:	5d3e      	ldrb	r6, [r7, r4]
 8007586:	f016 0608 	ands.w	r6, r6, #8
 800758a:	d1f8      	bne.n	800757e <_strtol_l.isra.0+0xa>
 800758c:	2c2d      	cmp	r4, #45	; 0x2d
 800758e:	d04f      	beq.n	8007630 <_strtol_l.isra.0+0xbc>
 8007590:	2c2b      	cmp	r4, #43	; 0x2b
 8007592:	bf0a      	itet	eq
 8007594:	f895 b000 	ldrbeq.w	fp, [r5]
 8007598:	46a3      	movne	fp, r4
 800759a:	1c85      	addeq	r5, r0, #2
 800759c:	f06f 4800 	mvn.w	r8, #2147483648	; 0x80000000
 80075a0:	b11b      	cbz	r3, 80075aa <_strtol_l.isra.0+0x36>
 80075a2:	2b10      	cmp	r3, #16
 80075a4:	d04b      	beq.n	800763e <_strtol_l.isra.0+0xca>
 80075a6:	469e      	mov	lr, r3
 80075a8:	e004      	b.n	80075b4 <_strtol_l.isra.0+0x40>
 80075aa:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 80075ae:	d050      	beq.n	8007652 <_strtol_l.isra.0+0xde>
 80075b0:	230a      	movs	r3, #10
 80075b2:	469e      	mov	lr, r3
 80075b4:	2700      	movs	r7, #0
 80075b6:	fbb8 fcfe 	udiv	ip, r8, lr
 80075ba:	4638      	mov	r0, r7
 80075bc:	fb0e 8a1c 	mls	sl, lr, ip, r8
 80075c0:	e005      	b.n	80075ce <_strtol_l.isra.0+0x5a>
 80075c2:	d029      	beq.n	8007618 <_strtol_l.isra.0+0xa4>
 80075c4:	fb0e 4000 	mla	r0, lr, r0, r4
 80075c8:	2701      	movs	r7, #1
 80075ca:	f815 bb01 	ldrb.w	fp, [r5], #1
 80075ce:	f1ab 0430 	sub.w	r4, fp, #48	; 0x30
 80075d2:	2c09      	cmp	r4, #9
 80075d4:	d905      	bls.n	80075e2 <_strtol_l.isra.0+0x6e>
 80075d6:	f1ab 0441 	sub.w	r4, fp, #65	; 0x41
 80075da:	2c19      	cmp	r4, #25
 80075dc:	d80b      	bhi.n	80075f6 <_strtol_l.isra.0+0x82>
 80075de:	f1ab 0437 	sub.w	r4, fp, #55	; 0x37
 80075e2:	42a3      	cmp	r3, r4
 80075e4:	dd0f      	ble.n	8007606 <_strtol_l.isra.0+0x92>
 80075e6:	f1b7 3fff 	cmp.w	r7, #4294967295
 80075ea:	d0ee      	beq.n	80075ca <_strtol_l.isra.0+0x56>
 80075ec:	4584      	cmp	ip, r0
 80075ee:	d2e8      	bcs.n	80075c2 <_strtol_l.isra.0+0x4e>
 80075f0:	f04f 37ff 	mov.w	r7, #4294967295
 80075f4:	e7e9      	b.n	80075ca <_strtol_l.isra.0+0x56>
 80075f6:	f1ab 0461 	sub.w	r4, fp, #97	; 0x61
 80075fa:	2c19      	cmp	r4, #25
 80075fc:	d803      	bhi.n	8007606 <_strtol_l.isra.0+0x92>
 80075fe:	f1ab 0457 	sub.w	r4, fp, #87	; 0x57
 8007602:	42a3      	cmp	r3, r4
 8007604:	dcef      	bgt.n	80075e6 <_strtol_l.isra.0+0x72>
 8007606:	1c7b      	adds	r3, r7, #1
 8007608:	d00b      	beq.n	8007622 <_strtol_l.isra.0+0xae>
 800760a:	b106      	cbz	r6, 800760e <_strtol_l.isra.0+0x9a>
 800760c:	4240      	negs	r0, r0
 800760e:	b10a      	cbz	r2, 8007614 <_strtol_l.isra.0+0xa0>
 8007610:	bb77      	cbnz	r7, 8007670 <_strtol_l.isra.0+0xfc>
 8007612:	6011      	str	r1, [r2, #0]
 8007614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007618:	45a2      	cmp	sl, r4
 800761a:	dad3      	bge.n	80075c4 <_strtol_l.isra.0+0x50>
 800761c:	f04f 37ff 	mov.w	r7, #4294967295
 8007620:	e7d3      	b.n	80075ca <_strtol_l.isra.0+0x56>
 8007622:	2322      	movs	r3, #34	; 0x22
 8007624:	f8c9 3000 	str.w	r3, [r9]
 8007628:	b1fa      	cbz	r2, 800766a <_strtol_l.isra.0+0xf6>
 800762a:	1e69      	subs	r1, r5, #1
 800762c:	4640      	mov	r0, r8
 800762e:	e7f0      	b.n	8007612 <_strtol_l.isra.0+0x9e>
 8007630:	f895 b000 	ldrb.w	fp, [r5]
 8007634:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007638:	1c85      	adds	r5, r0, #2
 800763a:	2601      	movs	r6, #1
 800763c:	e7b0      	b.n	80075a0 <_strtol_l.isra.0+0x2c>
 800763e:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 8007642:	d1b0      	bne.n	80075a6 <_strtol_l.isra.0+0x32>
 8007644:	7828      	ldrb	r0, [r5, #0]
 8007646:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800764a:	2858      	cmp	r0, #88	; 0x58
 800764c:	d006      	beq.n	800765c <_strtol_l.isra.0+0xe8>
 800764e:	469e      	mov	lr, r3
 8007650:	e7b0      	b.n	80075b4 <_strtol_l.isra.0+0x40>
 8007652:	782b      	ldrb	r3, [r5, #0]
 8007654:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007658:	2b58      	cmp	r3, #88	; 0x58
 800765a:	d10b      	bne.n	8007674 <_strtol_l.isra.0+0x100>
 800765c:	f04f 0e10 	mov.w	lr, #16
 8007660:	f895 b001 	ldrb.w	fp, [r5, #1]
 8007664:	4673      	mov	r3, lr
 8007666:	3502      	adds	r5, #2
 8007668:	e7a4      	b.n	80075b4 <_strtol_l.isra.0+0x40>
 800766a:	4640      	mov	r0, r8
 800766c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007670:	4680      	mov	r8, r0
 8007672:	e7da      	b.n	800762a <_strtol_l.isra.0+0xb6>
 8007674:	2308      	movs	r3, #8
 8007676:	469e      	mov	lr, r3
 8007678:	e79c      	b.n	80075b4 <_strtol_l.isra.0+0x40>
 800767a:	bf00      	nop
 800767c:	08009891 	.word	0x08009891

08007680 <strtol>:
 8007680:	b430      	push	{r4, r5}
 8007682:	4c04      	ldr	r4, [pc, #16]	; (8007694 <strtol+0x14>)
 8007684:	460d      	mov	r5, r1
 8007686:	4613      	mov	r3, r2
 8007688:	4601      	mov	r1, r0
 800768a:	462a      	mov	r2, r5
 800768c:	6820      	ldr	r0, [r4, #0]
 800768e:	bc30      	pop	{r4, r5}
 8007690:	f7ff bf70 	b.w	8007574 <_strtol_l.isra.0>
 8007694:	20000870 	.word	0x20000870

08007698 <memset>:
 8007698:	b4f0      	push	{r4, r5, r6, r7}
 800769a:	0786      	lsls	r6, r0, #30
 800769c:	d046      	beq.n	800772c <memset+0x94>
 800769e:	1e54      	subs	r4, r2, #1
 80076a0:	2a00      	cmp	r2, #0
 80076a2:	d03c      	beq.n	800771e <memset+0x86>
 80076a4:	b2ca      	uxtb	r2, r1
 80076a6:	4603      	mov	r3, r0
 80076a8:	e001      	b.n	80076ae <memset+0x16>
 80076aa:	3c01      	subs	r4, #1
 80076ac:	d337      	bcc.n	800771e <memset+0x86>
 80076ae:	f803 2b01 	strb.w	r2, [r3], #1
 80076b2:	079d      	lsls	r5, r3, #30
 80076b4:	d1f9      	bne.n	80076aa <memset+0x12>
 80076b6:	2c03      	cmp	r4, #3
 80076b8:	d92a      	bls.n	8007710 <memset+0x78>
 80076ba:	b2cd      	uxtb	r5, r1
 80076bc:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80076c0:	2c0f      	cmp	r4, #15
 80076c2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80076c6:	d934      	bls.n	8007732 <memset+0x9a>
 80076c8:	f1a4 0210 	sub.w	r2, r4, #16
 80076cc:	f022 0c0f 	bic.w	ip, r2, #15
 80076d0:	f103 0720 	add.w	r7, r3, #32
 80076d4:	0916      	lsrs	r6, r2, #4
 80076d6:	4467      	add	r7, ip
 80076d8:	f103 0210 	add.w	r2, r3, #16
 80076dc:	e942 5504 	strd	r5, r5, [r2, #-16]
 80076e0:	e942 5502 	strd	r5, r5, [r2, #-8]
 80076e4:	3210      	adds	r2, #16
 80076e6:	42ba      	cmp	r2, r7
 80076e8:	d1f8      	bne.n	80076dc <memset+0x44>
 80076ea:	1c72      	adds	r2, r6, #1
 80076ec:	f014 0f0c 	tst.w	r4, #12
 80076f0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80076f4:	f004 060f 	and.w	r6, r4, #15
 80076f8:	d013      	beq.n	8007722 <memset+0x8a>
 80076fa:	1f33      	subs	r3, r6, #4
 80076fc:	f023 0303 	bic.w	r3, r3, #3
 8007700:	3304      	adds	r3, #4
 8007702:	4413      	add	r3, r2
 8007704:	f842 5b04 	str.w	r5, [r2], #4
 8007708:	4293      	cmp	r3, r2
 800770a:	d1fb      	bne.n	8007704 <memset+0x6c>
 800770c:	f006 0403 	and.w	r4, r6, #3
 8007710:	b12c      	cbz	r4, 800771e <memset+0x86>
 8007712:	b2ca      	uxtb	r2, r1
 8007714:	441c      	add	r4, r3
 8007716:	f803 2b01 	strb.w	r2, [r3], #1
 800771a:	429c      	cmp	r4, r3
 800771c:	d1fb      	bne.n	8007716 <memset+0x7e>
 800771e:	bcf0      	pop	{r4, r5, r6, r7}
 8007720:	4770      	bx	lr
 8007722:	4634      	mov	r4, r6
 8007724:	4613      	mov	r3, r2
 8007726:	2c00      	cmp	r4, #0
 8007728:	d1f3      	bne.n	8007712 <memset+0x7a>
 800772a:	e7f8      	b.n	800771e <memset+0x86>
 800772c:	4614      	mov	r4, r2
 800772e:	4603      	mov	r3, r0
 8007730:	e7c1      	b.n	80076b6 <memset+0x1e>
 8007732:	461a      	mov	r2, r3
 8007734:	4626      	mov	r6, r4
 8007736:	e7e0      	b.n	80076fa <memset+0x62>

08007738 <strchr>:
 8007738:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 800773c:	4603      	mov	r3, r0
 800773e:	d044      	beq.n	80077ca <strchr+0x92>
 8007740:	0782      	lsls	r2, r0, #30
 8007742:	d132      	bne.n	80077aa <strchr+0x72>
 8007744:	b470      	push	{r4, r5, r6}
 8007746:	6804      	ldr	r4, [r0, #0]
 8007748:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 800774c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8007750:	ea86 0504 	eor.w	r5, r6, r4
 8007754:	f1a5 3301 	sub.w	r3, r5, #16843009	; 0x1010101
 8007758:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 800775c:	ea23 0305 	bic.w	r3, r3, r5
 8007760:	ea22 0204 	bic.w	r2, r2, r4
 8007764:	4313      	orrs	r3, r2
 8007766:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800776a:	d10f      	bne.n	800778c <strchr+0x54>
 800776c:	f850 4f04 	ldr.w	r4, [r0, #4]!
 8007770:	ea84 0506 	eor.w	r5, r4, r6
 8007774:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 8007778:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 800777c:	ea22 0205 	bic.w	r2, r2, r5
 8007780:	ea23 0304 	bic.w	r3, r3, r4
 8007784:	4313      	orrs	r3, r2
 8007786:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800778a:	d0ef      	beq.n	800776c <strchr+0x34>
 800778c:	7803      	ldrb	r3, [r0, #0]
 800778e:	b923      	cbnz	r3, 800779a <strchr+0x62>
 8007790:	e036      	b.n	8007800 <strchr+0xc8>
 8007792:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8007796:	2b00      	cmp	r3, #0
 8007798:	d032      	beq.n	8007800 <strchr+0xc8>
 800779a:	4299      	cmp	r1, r3
 800779c:	d1f9      	bne.n	8007792 <strchr+0x5a>
 800779e:	e030      	b.n	8007802 <strchr+0xca>
 80077a0:	428a      	cmp	r2, r1
 80077a2:	d011      	beq.n	80077c8 <strchr+0x90>
 80077a4:	079a      	lsls	r2, r3, #30
 80077a6:	4618      	mov	r0, r3
 80077a8:	d0cc      	beq.n	8007744 <strchr+0xc>
 80077aa:	4618      	mov	r0, r3
 80077ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077b0:	2a00      	cmp	r2, #0
 80077b2:	d1f5      	bne.n	80077a0 <strchr+0x68>
 80077b4:	4610      	mov	r0, r2
 80077b6:	4770      	bx	lr
 80077b8:	0799      	lsls	r1, r3, #30
 80077ba:	4618      	mov	r0, r3
 80077bc:	d007      	beq.n	80077ce <strchr+0x96>
 80077be:	4618      	mov	r0, r3
 80077c0:	3301      	adds	r3, #1
 80077c2:	7802      	ldrb	r2, [r0, #0]
 80077c4:	2a00      	cmp	r2, #0
 80077c6:	d1f7      	bne.n	80077b8 <strchr+0x80>
 80077c8:	4770      	bx	lr
 80077ca:	0782      	lsls	r2, r0, #30
 80077cc:	d1f7      	bne.n	80077be <strchr+0x86>
 80077ce:	6802      	ldr	r2, [r0, #0]
 80077d0:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 80077d4:	ea23 0302 	bic.w	r3, r3, r2
 80077d8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 80077dc:	d108      	bne.n	80077f0 <strchr+0xb8>
 80077de:	f850 2f04 	ldr.w	r2, [r0, #4]!
 80077e2:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 80077e6:	ea23 0302 	bic.w	r3, r3, r2
 80077ea:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 80077ee:	d0f6      	beq.n	80077de <strchr+0xa6>
 80077f0:	7803      	ldrb	r3, [r0, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0e8      	beq.n	80077c8 <strchr+0x90>
 80077f6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1fb      	bne.n	80077f6 <strchr+0xbe>
 80077fe:	4770      	bx	lr
 8007800:	4618      	mov	r0, r3
 8007802:	bc70      	pop	{r4, r5, r6}
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop

08007808 <strpbrk>:
 8007808:	b430      	push	{r4, r5}
 800780a:	7804      	ldrb	r4, [r0, #0]
 800780c:	b1a4      	cbz	r4, 8007838 <strpbrk+0x30>
 800780e:	780d      	ldrb	r5, [r1, #0]
 8007810:	460a      	mov	r2, r1
 8007812:	462b      	mov	r3, r5
 8007814:	b91d      	cbnz	r5, 800781e <strpbrk+0x16>
 8007816:	e00a      	b.n	800782e <strpbrk+0x26>
 8007818:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800781c:	b13b      	cbz	r3, 800782e <strpbrk+0x26>
 800781e:	429c      	cmp	r4, r3
 8007820:	d1fa      	bne.n	8007818 <strpbrk+0x10>
 8007822:	7813      	ldrb	r3, [r2, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	bf08      	it	eq
 8007828:	2000      	moveq	r0, #0
 800782a:	bc30      	pop	{r4, r5}
 800782c:	4770      	bx	lr
 800782e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8007832:	2c00      	cmp	r4, #0
 8007834:	d1ec      	bne.n	8007810 <strpbrk+0x8>
 8007836:	e7f4      	b.n	8007822 <strpbrk+0x1a>
 8007838:	4620      	mov	r0, r4
 800783a:	bc30      	pop	{r4, r5}
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop

08007840 <strspn>:
 8007840:	b470      	push	{r4, r5, r6}
 8007842:	7804      	ldrb	r4, [r0, #0]
 8007844:	b18c      	cbz	r4, 800786a <strspn+0x2a>
 8007846:	780e      	ldrb	r6, [r1, #0]
 8007848:	4605      	mov	r5, r0
 800784a:	b15e      	cbz	r6, 8007864 <strspn+0x24>
 800784c:	460a      	mov	r2, r1
 800784e:	4633      	mov	r3, r6
 8007850:	e002      	b.n	8007858 <strspn+0x18>
 8007852:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8007856:	b12b      	cbz	r3, 8007864 <strspn+0x24>
 8007858:	42a3      	cmp	r3, r4
 800785a:	d1fa      	bne.n	8007852 <strspn+0x12>
 800785c:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 8007860:	2c00      	cmp	r4, #0
 8007862:	d1f2      	bne.n	800784a <strspn+0xa>
 8007864:	1a28      	subs	r0, r5, r0
 8007866:	bc70      	pop	{r4, r5, r6}
 8007868:	4770      	bx	lr
 800786a:	4620      	mov	r0, r4
 800786c:	e7fb      	b.n	8007866 <strspn+0x26>
 800786e:	bf00      	nop
