

================================================================
== Vivado HLS Report for 'vip_maskMerge'
================================================================
* Date:           Sat Nov  6 09:15:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VIP
* Solution:       VIP
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.936|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2080081|  2777761|  2080082|  2777762| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+---------+---------+---------+
        |                         |                      |      Latency      |      Interval     | Pipeline|
        |         Instance        |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------+----------------------+---------+---------+---------+---------+---------+
        |Loop_loop_height_pro_U0  |Loop_loop_height_pro  |  2080081|  2777761|  2080081|  2777761|   none  |
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |  2079003|  2079003|  2079003|  2079003|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |  2077921|  2077921|  2077921|  2077921|   none  |
        +-------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      32|    -|
|FIFO             |        0|      -|      30|     120|    -|
|Instance         |        3|      -|     988|    2490|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|    1024|    2678|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      890|    840|  407600|  203800|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+------+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+------+-----+
    |AXIvideo2Mat_U0                 |AXIvideo2Mat                  |        0|      0|  263|   450|    0|
    |Loop_loop_height_pro_U0         |Loop_loop_height_pro          |        3|      0|  568|  1651|    0|
    |Mat2AXIvideo_U0                 |Mat2AXIvideo                  |        0|      0|  121|   349|    0|
    |vip_maskMerge_AXILiteS_s_axi_U  |vip_maskMerge_AXILiteS_s_axi  |        0|      0|   36|    40|    0|
    +--------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                           |                              |        3|      0|  988|  2490|    0|
    +--------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |imagSrc_data_stream_1_U  |        0|  5|   0|    -|     2|    8|       16|
    |imagSrc_data_stream_2_U  |        0|  5|   0|    -|     2|    8|       16|
    |imagSrc_data_stream_s_U  |        0|  5|   0|    -|     2|    8|       16|
    |imag_1_data_stream_0_U   |        0|  5|   0|    -|     2|    8|       16|
    |imag_1_data_stream_1_U   |        0|  5|   0|    -|     2|    8|       16|
    |imag_1_data_stream_2_U   |        0|  5|   0|    -|     2|    8|       16|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |Total                    |        0| 30|   0|    0|    12|   48|       96|
    +-------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Loop_loop_height_pro_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Loop_loop_height_pro_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_loop_height_pro_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  32|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |   9|          2|    2|          4|
    |Loop_loop_height_pro_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_Loop_loop_height_pro_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |  2|   0|    2|          0|
    |Loop_loop_height_pro_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_Loop_loop_height_pro_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS     |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |   vip_maskMerge   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   vip_maskMerge   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   vip_maskMerge   | return value |
|src_axi0_TDATA          |  in |   24|    axis    | src_axi0_V_data_V |    pointer   |
|src_axi0_TKEEP          |  in |    3|    axis    | src_axi0_V_keep_V |    pointer   |
|src_axi0_TSTRB          |  in |    3|    axis    | src_axi0_V_strb_V |    pointer   |
|src_axi0_TUSER          |  in |    1|    axis    | src_axi0_V_user_V |    pointer   |
|src_axi0_TLAST          |  in |    1|    axis    | src_axi0_V_last_V |    pointer   |
|src_axi0_TID            |  in |    1|    axis    |  src_axi0_V_id_V  |    pointer   |
|src_axi0_TDEST          |  in |    1|    axis    | src_axi0_V_dest_V |    pointer   |
|src_axi0_TVALID         |  in |    1|    axis    | src_axi0_V_dest_V |    pointer   |
|src_axi0_TREADY         | out |    1|    axis    | src_axi0_V_dest_V |    pointer   |
|src_axi1_TDATA          |  in |   24|    axis    | src_axi1_V_data_V |    pointer   |
|src_axi1_TKEEP          |  in |    3|    axis    | src_axi1_V_keep_V |    pointer   |
|src_axi1_TSTRB          |  in |    3|    axis    | src_axi1_V_strb_V |    pointer   |
|src_axi1_TUSER          |  in |    1|    axis    | src_axi1_V_user_V |    pointer   |
|src_axi1_TLAST          |  in |    1|    axis    | src_axi1_V_last_V |    pointer   |
|src_axi1_TID            |  in |    1|    axis    |  src_axi1_V_id_V  |    pointer   |
|src_axi1_TDEST          |  in |    1|    axis    | src_axi1_V_dest_V |    pointer   |
|src_axi1_TVALID         |  in |    1|    axis    | src_axi1_V_dest_V |    pointer   |
|src_axi1_TREADY         | out |    1|    axis    | src_axi1_V_dest_V |    pointer   |
|mask2_Addr_A            | out |   32|    bram    |       mask2       |     array    |
|mask2_EN_A              | out |    1|    bram    |       mask2       |     array    |
|mask2_Din_A             | out |   32|    bram    |       mask2       |     array    |
|mask2_Dout_A            |  in |   32|    bram    |       mask2       |     array    |
|mask2_WEN_A             | out |    4|    bram    |       mask2       |     array    |
|mask2_Clk_A             | out |    1|    bram    |       mask2       |     array    |
|mask2_Rst_A             | out |    1|    bram    |       mask2       |     array    |
|dst_axi_TDATA           | out |   24|    axis    |  dst_axi_V_data_V |    pointer   |
|dst_axi_TKEEP           | out |    3|    axis    |  dst_axi_V_keep_V |    pointer   |
|dst_axi_TSTRB           | out |    3|    axis    |  dst_axi_V_strb_V |    pointer   |
|dst_axi_TUSER           | out |    1|    axis    |  dst_axi_V_user_V |    pointer   |
|dst_axi_TLAST           | out |    1|    axis    |  dst_axi_V_last_V |    pointer   |
|dst_axi_TID             | out |    1|    axis    |   dst_axi_V_id_V  |    pointer   |
|dst_axi_TDEST           | out |    1|    axis    |  dst_axi_V_dest_V |    pointer   |
|dst_axi_TVALID          | out |    1|    axis    |  dst_axi_V_dest_V |    pointer   |
|dst_axi_TREADY          |  in |    1|    axis    |  dst_axi_V_dest_V |    pointer   |
+------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imagSrc_data_stream_s = alloca i8, align 1" [VIP/vip.cpp:293]   --->   Operation 9 'alloca' 'imagSrc_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%imagSrc_data_stream_1 = alloca i8, align 1" [VIP/vip.cpp:293]   --->   Operation 10 'alloca' 'imagSrc_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%imagSrc_data_stream_2 = alloca i8, align 1" [VIP/vip.cpp:293]   --->   Operation 11 'alloca' 'imagSrc_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imag_1_data_stream_0 = alloca i8, align 1" [VIP/vip.cpp:296]   --->   Operation 12 'alloca' 'imag_1_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imag_1_data_stream_1 = alloca i8, align 1" [VIP/vip.cpp:296]   --->   Operation 13 'alloca' 'imag_1_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imag_1_data_stream_2 = alloca i8, align 1" [VIP/vip.cpp:296]   --->   Operation 14 'alloca' 'imag_1_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %src_axi1_V_data_V, i3* %src_axi1_V_keep_V, i3* %src_axi1_V_strb_V, i1* %src_axi1_V_user_V, i1* %src_axi1_V_last_V, i1* %src_axi1_V_id_V, i1* %src_axi1_V_dest_V, i8* %imagSrc_data_stream_s, i8* %imagSrc_data_stream_1, i8* %imagSrc_data_stream_2)" [VIP/vip.cpp:300]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %src_axi1_V_data_V, i3* %src_axi1_V_keep_V, i3* %src_axi1_V_strb_V, i1* %src_axi1_V_user_V, i1* %src_axi1_V_last_V, i1* %src_axi1_V_id_V, i1* %src_axi1_V_dest_V, i8* %imagSrc_data_stream_s, i8* %imagSrc_data_stream_1, i8* %imagSrc_data_stream_2)" [VIP/vip.cpp:300]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Loop_loop_height_pro(i8* %imag_1_data_stream_0, i8* %imag_1_data_stream_1, i8* %imag_1_data_stream_2, i8* %imagSrc_data_stream_s, i8* %imagSrc_data_stream_1, i8* %imagSrc_data_stream_2, [129600 x i32]* %mask2, i24* %src_axi0_V_data_V, i3* %src_axi0_V_keep_V, i3* %src_axi0_V_strb_V, i1* %src_axi0_V_user_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_dest_V)"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Loop_loop_height_pro(i8* %imag_1_data_stream_0, i8* %imag_1_data_stream_1, i8* %imag_1_data_stream_2, i8* %imagSrc_data_stream_s, i8* %imagSrc_data_stream_1, i8* %imagSrc_data_stream_2, [129600 x i32]* %mask2, i24* %src_axi0_V_data_V, i3* %src_axi0_V_keep_V, i3* %src_axi0_V_strb_V, i1* %src_axi0_V_user_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_dest_V)"   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %imag_1_data_stream_0, i8* %imag_1_data_stream_1, i8* %imag_1_data_stream_2, i24* %dst_axi_V_data_V, i3* %dst_axi_V_keep_V, i3* %dst_axi_V_strb_V, i1* %dst_axi_V_user_V, i1* %dst_axi_V_last_V, i1* %dst_axi_V_id_V, i1* %dst_axi_V_dest_V)" [VIP/vip.cpp:349]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %imag_1_data_stream_0, i8* %imag_1_data_stream_1, i8* %imag_1_data_stream_2, i24* %dst_axi_V_data_V, i3* %dst_axi_V_keep_V, i3* %dst_axi_V_strb_V, i1* %dst_axi_V_user_V, i1* %dst_axi_V_last_V, i1* %dst_axi_V_id_V, i1* %dst_axi_V_dest_V)" [VIP/vip.cpp:349]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:266]   --->   Operation 21 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %src_axi0_V_data_V), !map !243"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %src_axi0_V_keep_V), !map !247"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %src_axi0_V_strb_V), !map !251"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi0_V_user_V), !map !255"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi0_V_last_V), !map !259"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi0_V_id_V), !map !263"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi0_V_dest_V), !map !267"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %src_axi1_V_data_V), !map !271"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %src_axi1_V_keep_V), !map !275"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %src_axi1_V_strb_V), !map !279"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi1_V_user_V), !map !283"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi1_V_last_V), !map !287"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi1_V_id_V), !map !291"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi1_V_dest_V), !map !295"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([129600 x i32]* %mask2), !map !299"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %dst_axi_V_data_V), !map !305"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %dst_axi_V_keep_V), !map !309"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %dst_axi_V_strb_V), !map !313"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_user_V), !map !317"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_last_V), !map !321"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_id_V), !map !325"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_dest_V), !map !329"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @vip_maskMerge_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imagSrc_OC_data_stre_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %imagSrc_data_stream_s, i8* %imagSrc_data_stream_s)"   --->   Operation 45 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imagSrc_OC_data_stre_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %imagSrc_data_stream_1, i8* %imagSrc_data_stream_1)"   --->   Operation 47 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imagSrc_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %imagSrc_data_stream_2, i8* %imagSrc_data_stream_2)"   --->   Operation 49 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @imag_1_OC_data_strea_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %imag_1_data_stream_0, i8* %imag_1_data_stream_0)"   --->   Operation 51 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @imag_1_OC_data_strea_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %imag_1_data_stream_1, i8* %imag_1_data_stream_1)"   --->   Operation 53 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @imag_1_OC_data_strea, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %imag_1_data_stream_2, i8* %imag_1_data_stream_2)"   --->   Operation 55 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([129600 x i32]* %mask2, [1 x i8]* @p_str, [12 x i8]* @p_str17, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [VIP/vip.cpp:260]   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_axi0_V_data_V, i3* %src_axi0_V_keep_V, i3* %src_axi0_V_strb_V, i1* %src_axi0_V_user_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:269]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_axi1_V_data_V, i3* %src_axi1_V_keep_V, i3* %src_axi1_V_strb_V, i1* %src_axi1_V_user_V, i1* %src_axi1_V_last_V, i1* %src_axi1_V_id_V, i1* %src_axi1_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:270]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([129600 x i32]* %mask2, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 129600, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:271]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:273]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_axi_V_data_V, i3* %dst_axi_V_keep_V, i3* %dst_axi_V_strb_V, i1* %dst_axi_V_user_V, i1* %dst_axi_V_last_V, i1* %dst_axi_V_id_V, i1* %dst_axi_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:283]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [VIP/vip.cpp:351]   --->   Operation 63 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axi0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi1_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mask2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dst_axi_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axi_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axi_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axi_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axi_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axi_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axi_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imagSrc_data_stream_s      (alloca              ) [ 001111111]
imagSrc_data_stream_1      (alloca              ) [ 001111111]
imagSrc_data_stream_2      (alloca              ) [ 001111111]
imag_1_data_stream_0       (alloca              ) [ 001111111]
imag_1_data_stream_1       (alloca              ) [ 001111111]
imag_1_data_stream_2       (alloca              ) [ 001111111]
call_ln300                 (call                ) [ 000000000]
call_ln0                   (call                ) [ 000000000]
call_ln349                 (call                ) [ 000000000]
specdataflowpipeline_ln266 (specdataflowpipeline) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
spectopmodule_ln0          (spectopmodule       ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_8                    (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_9                    (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_10                   (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_11                   (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_12                   (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specmemcore_ln260          (specmemcore         ) [ 000000000]
specinterface_ln269        (specinterface       ) [ 000000000]
specinterface_ln270        (specinterface       ) [ 000000000]
specinterface_ln271        (specinterface       ) [ 000000000]
specinterface_ln273        (specinterface       ) [ 000000000]
specinterface_ln283        (specinterface       ) [ 000000000]
ret_ln351                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axi0_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axi0_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axi0_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axi0_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axi0_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axi0_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axi0_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_axi1_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_axi1_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_axi1_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src_axi1_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src_axi1_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_axi1_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi1_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_axi1_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mask2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dst_axi_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dst_axi_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dst_axi_V_strb_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dst_axi_V_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dst_axi_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dst_axi_V_id_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dst_axi_V_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_pro"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vip_maskMerge_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSrc_OC_data_stre_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSrc_OC_data_stre_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSrc_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_OC_data_strea_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_OC_data_strea_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_OC_data_strea"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="imagSrc_data_stream_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSrc_data_stream_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="imagSrc_data_stream_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSrc_data_stream_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="imagSrc_data_stream_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSrc_data_stream_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="imag_1_data_stream_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag_1_data_stream_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="imag_1_data_stream_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag_1_data_stream_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="imag_1_data_stream_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag_1_data_stream_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_Loop_loop_height_pro_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="3"/>
<pin id="131" dir="0" index="2" bw="8" slack="3"/>
<pin id="132" dir="0" index="3" bw="8" slack="3"/>
<pin id="133" dir="0" index="4" bw="8" slack="3"/>
<pin id="134" dir="0" index="5" bw="8" slack="3"/>
<pin id="135" dir="0" index="6" bw="8" slack="3"/>
<pin id="136" dir="0" index="7" bw="32" slack="0"/>
<pin id="137" dir="0" index="8" bw="24" slack="0"/>
<pin id="138" dir="0" index="9" bw="3" slack="0"/>
<pin id="139" dir="0" index="10" bw="3" slack="0"/>
<pin id="140" dir="0" index="11" bw="1" slack="0"/>
<pin id="141" dir="0" index="12" bw="1" slack="0"/>
<pin id="142" dir="0" index="13" bw="1" slack="0"/>
<pin id="143" dir="0" index="14" bw="1" slack="0"/>
<pin id="144" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_AXIvideo2Mat_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="24" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="3" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="1" slack="0"/>
<pin id="162" dir="0" index="7" bw="1" slack="0"/>
<pin id="163" dir="0" index="8" bw="8" slack="1"/>
<pin id="164" dir="0" index="9" bw="8" slack="1"/>
<pin id="165" dir="0" index="10" bw="8" slack="1"/>
<pin id="166" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln300/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_Mat2AXIvideo_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="5"/>
<pin id="178" dir="0" index="2" bw="8" slack="5"/>
<pin id="179" dir="0" index="3" bw="8" slack="5"/>
<pin id="180" dir="0" index="4" bw="24" slack="0"/>
<pin id="181" dir="0" index="5" bw="3" slack="0"/>
<pin id="182" dir="0" index="6" bw="3" slack="0"/>
<pin id="183" dir="0" index="7" bw="1" slack="0"/>
<pin id="184" dir="0" index="8" bw="1" slack="0"/>
<pin id="185" dir="0" index="9" bw="1" slack="0"/>
<pin id="186" dir="0" index="10" bw="1" slack="0"/>
<pin id="187" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln349/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="imagSrc_data_stream_s_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imagSrc_data_stream_s "/>
</bind>
</comp>

<comp id="202" class="1005" name="imagSrc_data_stream_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imagSrc_data_stream_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="imagSrc_data_stream_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imagSrc_data_stream_2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="imag_1_data_stream_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="3"/>
<pin id="216" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag_1_data_stream_0 "/>
</bind>
</comp>

<comp id="220" class="1005" name="imag_1_data_stream_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="3"/>
<pin id="222" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag_1_data_stream_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="imag_1_data_stream_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="3"/>
<pin id="228" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag_1_data_stream_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="128" pin=12"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="175" pin=5"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="175" pin=6"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="175" pin=7"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="175" pin=8"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="175" pin=9"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="175" pin=10"/></net>

<net id="199"><net_src comp="104" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="205"><net_src comp="108" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="128" pin=5"/></net>

<net id="211"><net_src comp="112" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="217"><net_src comp="116" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="223"><net_src comp="120" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="229"><net_src comp="124" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="175" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_axi_V_data_V | {6 7 }
	Port: dst_axi_V_keep_V | {6 7 }
	Port: dst_axi_V_strb_V | {6 7 }
	Port: dst_axi_V_user_V | {6 7 }
	Port: dst_axi_V_last_V | {6 7 }
	Port: dst_axi_V_id_V | {6 7 }
	Port: dst_axi_V_dest_V | {6 7 }
 - Input state : 
	Port: vip_maskMerge : src_axi0_V_data_V | {4 5 }
	Port: vip_maskMerge : src_axi0_V_keep_V | {4 5 }
	Port: vip_maskMerge : src_axi0_V_strb_V | {4 5 }
	Port: vip_maskMerge : src_axi0_V_user_V | {4 5 }
	Port: vip_maskMerge : src_axi0_V_last_V | {4 5 }
	Port: vip_maskMerge : src_axi0_V_id_V | {4 5 }
	Port: vip_maskMerge : src_axi0_V_dest_V | {4 5 }
	Port: vip_maskMerge : src_axi1_V_data_V | {2 3 }
	Port: vip_maskMerge : src_axi1_V_keep_V | {2 3 }
	Port: vip_maskMerge : src_axi1_V_strb_V | {2 3 }
	Port: vip_maskMerge : src_axi1_V_user_V | {2 3 }
	Port: vip_maskMerge : src_axi1_V_last_V | {2 3 }
	Port: vip_maskMerge : src_axi1_V_id_V | {2 3 }
	Port: vip_maskMerge : src_axi1_V_dest_V | {2 3 }
	Port: vip_maskMerge : mask2 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          | grp_Loop_loop_height_pro_fu_128 |  6.976  |   308   |   372   |
|   call   |     grp_AXIvideo2Mat_fu_154     |  0.872  |   224   |    73   |
|          |     grp_Mat2AXIvideo_fu_175     |  1.744  |    73   |    93   |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  9.592  |   605   |   538   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|imagSrc_data_stream_1_reg_202|    8   |
|imagSrc_data_stream_2_reg_208|    8   |
|imagSrc_data_stream_s_reg_196|    8   |
| imag_1_data_stream_0_reg_214|    8   |
| imag_1_data_stream_1_reg_220|    8   |
| imag_1_data_stream_2_reg_226|    8   |
+-----------------------------+--------+
|            Total            |   48   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   605  |   538  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   653  |   538  |
+-----------+--------+--------+--------+
