Arm. 2013. ARM mali GPU. http://www.arm.com/products/multimedia/mali-graphics-hardware.
Bakhoda, A., Yuan, G., Fung, W., Wong, H., and Aamodt, T. 2009. Analyzing cuda workloads using a detailed gpu simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 163--174.
Muthu Manikandan Baskaran , J. Ramanujam , P. Sadayappan, Automatic C-to-CUDA code generation for affine programs, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus[doi>10.1007/978-3-642-11970-5_14]
Muthu Manikandan Baskaran , Uday Bondhugula , Sriram Krishnamoorthy , J. Ramanujam , Atanas Rountev , P. Sadayappan, A compiler framework for optimization of affine loop nests for gpgpus, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece[doi>10.1145/1375527.1375562]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Ge Intelligent Platforms. 2013. IPN250 single board computer. http://www.geip.com/products/3514.
Sunpyo Hong , Hyesoon Kim, An integrated GPU power and performance model, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815998]
Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies, Proceedings of the conference on Design, automation and test in Europe, p.10202, February 16-20, 2004
D. J. Kolson , A. Nicolau , N. Dutt, Elimination of redundant memory traffic in high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.11, p.1354-1364, November 2006[doi>10.1109/43.543768]
Allen Leung , Nicolas Vasilache , Benoît Meister , Muthu Baskaran , David Wohlford , Cédric Bastoul , Richard Lethin, A mapping path for multi-GPGPU accelerated computers from a portable high level programming abstraction, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, March 14-14, 2010, Pittsburgh, Pennsylvania[doi>10.1145/1735688.1735698]
Nvidia. 2013a. Board specification, tesla c1060 computing processor board. http://www.nvidia.com/docs/IO/56483/Tesla C1060 boardSpec v03.pdf.
Nvidia. 2013b. NVIDIA ion processors. http://www.nvidia.com/object/sff ion.html.
Nvidia. 2010a. NVIDIA cuda best practices guide, version 3.1. http://www.classes.cs.uchicago.edu/archive/2011/winter/32102/reading/CUDA_C_Best_Practices_Guide.pdf.
Nvidia. 2010b. NVIDIA cuda programming guide, version 3.1. Opencl. http://www.khronos.org/opencl/.
Ruetsch, G. and Micikevicius, P. 2009. Optimizing matrix transpose in cuda. http://www.cs.colostate.edu/∼ cs675/MatrixTranspose.pdf.
Shane Ryoo , Christopher I. Rodrigues , Sara S. Baghsorkhi , Sam S. Stone , David B. Kirk , Wen-mei W. Hwu, Optimization principles and application performance evaluation of a multithreaded GPU using CUDA, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA[doi>10.1145/1345206.1345220]
Shane Ryoo , Christopher I. Rodrigues , Sam S. Stone , Sara S. Baghsorkhi , Sain-Zee Ueng , John A. Stratton , Wen-mei W. Hwu, Program optimization space pruning for a multithreaded gpu, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356084]
Techniscan. 2013. 3D breast cancer detection system using tesla. http://www.techniscanmedicalsystems.com.
Volkov, V. 2010. Better performance at lower occupancy. GPU Technology Conference. http://gpucomputing.net/&quest;q=node/5893.
Yi Yang , Ping Xiang , Jingfei Kong , Huiyang Zhou, A GPGPU compiler for memory optimization and parallelism management, Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806606]
Sain-Zee Ueng , Melvin Lathara , Sara S. Baghsorkhi , Wen-Mei W. Hwu, CUDA-Lite: Reducing GPU Programming Complexity, Languages and Compilers for Parallel Computing: 21th International Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2008[doi>10.1007/978-3-540-89740-8_1]
Yao Zhang , John D. Owens, A quantitative performance analysis model for GPU architectures, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.382-393, February 12-16, 2011
