

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Mon May 27 13:33:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    435|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     205|    257|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    301|    -|
|Register         |        -|    -|     346|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     551|    993|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2  |        0|   0|  205|  257|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   0|  205|  257|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_269_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln94_1_fu_259_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln94_fu_198_p2                |         +|   0|  0|  71|          64|          64|
    |sub_fu_176_p2                     |         +|   0|  0|  13|           4|           2|
    |sub_ln94_fu_246_p2                |         -|   0|  0|  39|           1|          32|
    |ap_block_state20_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_fu_232_p2                    |      icmp|   0|  0|  16|          28|           1|
    |icmp_ln107_fu_274_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln88_fu_158_p2               |      icmp|   0|  0|  18|          32|           5|
    |icmp_ln94_fu_182_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |count_3_fu_164_p3                 |    select|   0|  0|  32|           1|           5|
    |select_ln82_fu_140_p3             |    select|   0|  0|  32|           1|           1|
    |select_ln94_1_fu_251_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln94_fu_238_p3             |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 435|         295|         274|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  106|         21|    1|         21|
    |ap_done                 |    9|          2|    1|          2|
    |count_fu_86             |    9|          2|   32|         64|
    |gmem1_blk_n_AR          |    9|          2|    1|          2|
    |idx_fu_82               |    9|          2|   64|        128|
    |m2s_enb_clrsts_c_blk_n  |    9|          2|    1|          2|
    |m_axi_gmem1_ARADDR      |   14|          3|   64|        192|
    |m_axi_gmem1_ARBURST     |    9|          2|    2|          4|
    |m_axi_gmem1_ARCACHE     |    9|          2|    4|          8|
    |m_axi_gmem1_ARID        |    9|          2|    1|          2|
    |m_axi_gmem1_ARLEN       |   14|          3|   32|         96|
    |m_axi_gmem1_ARLOCK      |    9|          2|    2|          4|
    |m_axi_gmem1_ARPROT      |    9|          2|    3|          6|
    |m_axi_gmem1_ARQOS       |    9|          2|    4|          8|
    |m_axi_gmem1_ARREGION    |    9|          2|    4|          8|
    |m_axi_gmem1_ARSIZE      |    9|          2|    3|          6|
    |m_axi_gmem1_ARUSER      |    9|          2|    1|          2|
    |m_axi_gmem1_ARVALID     |   14|          3|    1|          3|
    |m_axi_gmem1_RREADY      |    9|          2|    1|          2|
    |outbuf_write            |    9|          2|    1|          2|
    |real_start              |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  301|         64|  224|        564|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  20|   0|   20|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |count_2_reg_304                                                             |  32|   0|   32|          0|
    |count_3_reg_313                                                             |  32|   0|   32|          0|
    |count_fu_86                                                                 |  32|   0|   32|          0|
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln94_reg_323                                                           |   1|   0|    1|          0|
    |idx_fu_82                                                                   |  64|   0|   64|          0|
    |select_ln94_reg_343                                                         |  32|   0|   32|          0|
    |sext_ln105_reg_327                                                          |  64|   0|   64|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |sub_reg_318                                                                 |   4|   0|    4|          0|
    |trunc_ln1_reg_332                                                           |  62|   0|   62|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 346|   0|  346|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|m_axi_gmem1_AWVALID              |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY              |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR               |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID                 |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN                |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST              |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK               |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE              |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS                |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION             |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY               |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA                |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB                |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST                |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID                  |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER                |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID              |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY              |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR               |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID                 |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN                |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST              |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK               |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE              |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS                |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION             |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID               |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA                |   in|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST                |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID                  |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM             |   in|    7|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER                |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP                |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID               |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP                |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID                  |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER                |   in|    1|       m_axi|                      gmem1|       pointer|
|in_memory                        |   in|   64|     ap_none|                  in_memory|        scalar|
|in_en_clrsts                     |   in|    1|     ap_none|               in_en_clrsts|        scalar|
|in_m2s_len                       |   in|   32|     ap_none|                 in_m2s_len|        scalar|
|outbuf_din                       |  out|   33|     ap_fifo|                     outbuf|       pointer|
|outbuf_num_data_valid            |   in|    7|     ap_fifo|                     outbuf|       pointer|
|outbuf_fifo_cap                  |   in|    7|     ap_fifo|                     outbuf|       pointer|
|outbuf_full_n                    |   in|    1|     ap_fifo|                     outbuf|       pointer|
|outbuf_write                     |  out|    1|     ap_fifo|                     outbuf|       pointer|
|m2s_enb_clrsts_c_din             |  out|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_num_data_valid  |   in|    2|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_fifo_cap        |   in|    2|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_full_n          |   in|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_write           |  out|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
+---------------------------------+-----+-----+------------+---------------------------+--------------+

