Testbench for Xilinx coregen db_mem and application of VHDL configuration.
