# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /u/ragha/Final_project_sv/riscv-pipeline-core/rtl/top/RISC_TOP
# Loading project RISC_TOP
# Compile of riscv_core_top.sv was successful.
# Compile of decode_execute_if.sv was successful.
# Compile of execute_memory_if.sv was successful.
# Compile of fetch_decode_if.sv was successful.
# Compile of fetch_memory_if.sv was successful.
# Compile of memory_writeback_if.sv was successful.
# Compile of register_file_if.sv was successful.
# Compile of riscv_pkg.sv was successful.
# Compile of decode_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of alu.sv was successful.
# Compile of fetch_unit.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of data_cache.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of writeback_unit.sv was successful.
# Compile of tb_top.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.riscv_top_tb
# vsim -voptargs="+acc" work.riscv_top_tb 
# Start time: 21:00:55 on Dec 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.riscv_pkg(fast)
# Loading work.riscv_top_tb(fast)
# Loading work.fetch_decode_if_sv_unit(fast)
# Loading work.fetch_decode_if(fast__1)
# Loading work.decode_execute_if_sv_unit(fast)
# Loading work.decode_execute_if(fast__1)
# Loading work.execute_memory_if_sv_unit(fast)
# Loading work.execute_memory_if(fast__1)
# Loading work.memory_writeback_if_sv_unit(fast)
# Loading work.memory_writeback_if(fast__1)
# Loading work.fetch_memory_if_sv_unit(fast)
# Loading work.memory_fetch_if(fast__1)
# Loading work.register_file_if(fast__1)
# Loading work.riscv_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_memory(fast)
# Loading work.decode(fast)
# Loading work.alu_sv_unit(fast)
# Loading work.alu(fast)
# Loading work.memory_access(fast)
# Loading work.data_cache_sv_unit(fast)
# Loading work.data_memory(fast)
# Loading work.writeback_stage(fast)
run -all
# Starting RISC-V Pipeline Tests...
# Running Test: R-type ADD
# Running Test: I-type ADDI
# Running Test: Store-type
# Running Test: Load-type
# Running Test: Jump-type
# Running Test: Branch-type
# Tests Completed!
# 
# Test Summary:
# Tests run: 6
# Errors: 0
# ** Note: $finish    : /u/ragha/Final_project_sv/riscv-pipeline-core/tb/top/tb_top.sv(343)
#    Time: 320 ns  Iteration: 0  Instance: /riscv_top_tb
# 1
# Break in Module riscv_top_tb at /u/ragha/Final_project_sv/riscv-pipeline-core/tb/top/tb_top.sv line 343
quit
# End time: 21:02:42 on Dec 02,2024, Elapsed time: 0:01:47
# Errors: 0, Warnings: 2
