seidel_2d_refsrc_8_Isrc_14_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_8_Isrc_14_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_3_Isrc_5_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_3_Isrc_5_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_6_Isrc_4_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_4_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_17_5_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + 2)) < ((B1 + B0) + (B1 + 1))) then 0 else (3 * 3))
seidel_2d_refsrc_2_Isrc_14_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_2_Isrc_14_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_3_Isrc_10_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_3_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_7_Isrc_12_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_12_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_0_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + 2)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_0_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + 2)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_11_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + B0) + (1 + B0))) then 0 else 4)
seidel_2d_refsrc_1_Isrc_7_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_9_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((1 + B0) < (Isrc0 + Isrc0)) then (if (Isrc0 < B0) then (Isrc0 * 3) else ((B0 - 5) + (B0 * 6))) else ((Isrc0 * 3) + (B0 * 6))))
seidel_2d_refsrc_4_Isrc_1_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (Isrc2 + 2)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_1_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (Isrc2 + 2)) then 0 else 5)
seidel_2d_refsrc_5_Isrc_16_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_16_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_3_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_3_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_13_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_13_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_7_Isrc_10_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_10_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_15_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_8_Isrc_15_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_4_Isrc_5_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_5_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_0_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_0_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_7_Isrc_5_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
seidel_2d_refsrc_7_Isrc_5_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
seidel_2d_refsrc_1_Isrc_3_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_13_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_13_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_7_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + 2) < (1 + B0))) then 0 else (Isrc1 - Isrc0))
seidel_2d_refsrc_3_Isrc_7_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_7_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_11_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_7_Isrc_15_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_15_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_11_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_8_Isrc_11_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_5_Isrc_0_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_0_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_6_Isrc_5_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_5_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_14_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_14_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_10_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_11_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 5)
seidel_2d_refsrc_5_Isrc_0_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_0_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_2_Isrc_12_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_2_Isrc_12_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_2_Isrc_2_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_2_Isrc_2_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_0_Isrc_7_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_7_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_14_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_14_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_18_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_18_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_13_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_13_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_12_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_2_Isrc_12_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_2_Isrc_18_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_0_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc2 + 2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_8_Isrc_0_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc2 + 2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_1_Isrc_13_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_13_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_10_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_7_Isrc_0_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else (B0 - Isrc0))
seidel_2d_refsrc_2_Isrc_11_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
seidel_2d_refsrc_2_Isrc_11_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
seidel_2d_refsrc_9_Isrc_2_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_4_Isrc_3_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_3_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_8_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_2_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc2 + Isrc2)) then 0 else (if ((Isrc2 + Isrc2) < B0) then 1 else 5))
seidel_2d_refsrc_4_Isrc_2_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc2 + Isrc2)) then 0 else (if ((Isrc2 + Isrc2) < B0) then 1 else 5))
seidel_2d_refsrc_4_Isrc_8_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_8_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_11_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_11_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_12_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_19_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_2_Isrc_19_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_4_Isrc_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_4_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_0_Isrc_8_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_8_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_7_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_7_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_4_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_2_Isrc_4_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_0_Isrc_7_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_19_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((B0 + 1) < (Isrc2 + Isrc2)) then (B0 + 1) else (2 * 4)))
seidel_2d_refsrc_8_Isrc_19_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((B0 + 1) < (Isrc2 + Isrc2)) then (B0 + 1) else (2 * 4)))
seidel_2d_refsrc_7_Isrc_16_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_16_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_5_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_5_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_4_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
seidel_2d_refsrc_2_Isrc_4_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
seidel_2d_refsrc_7_Isrc_15_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
seidel_2d_refsrc_7_Isrc_15_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
seidel_2d_refsrc_1_Isrc_5_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_2_Isrc_2_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_2_Isrc_2_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_5_Isrc_10_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_10_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_0_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_14_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_14_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_9_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_9_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_8_Isrc_1_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_8_Isrc_1_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_7_Isrc_10_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_7_Isrc_10_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_5_Isrc_18_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_18_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_11_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_16_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((Isrc1 - 6) + (B1 * 6)))
seidel_2d_refsrc_6_Isrc_16_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((Isrc1 - 6) + (B1 * 6)))
seidel_2d_refsrc_0_Isrc_0_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_2_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_2_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_6_Isrc_6_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_6_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_19_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_19_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_6_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_6_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_12_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_2_Isrc_12_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_5_Isrc_8_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_1_Isrc_6_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_6_Isrc_16_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_16_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_4_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_4_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_8_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_8_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_7_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_7_Isrc_3_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_3_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_10_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_10_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_13_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_13_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_9_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_9_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_8_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_8_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_6_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_6_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_19_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
seidel_2d_refsrc_8_Isrc_19_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
seidel_2d_refsrc_1_Isrc_1_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_1_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_3_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 5)
seidel_2d_refsrc_4_Isrc_3_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 5)
seidel_2d_refsrc_8_Isrc_6_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_3_Isrc_16_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_16_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_11_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_11_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_5_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_2_Isrc_5_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_5_Isrc_16_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_16_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_10_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_10_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_5_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_5_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_13_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_13_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_11_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_11_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_17_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_17_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_10_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_10_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_1_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (if ((1 + B0) < (Isrc2 + Isrc2)) then 4 else ((6 * 5) - (B0 - 1))))
seidel_2d_refsrc_9_Isrc_1_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (if ((1 + B0) < (Isrc2 + Isrc2)) then 4 else ((6 * 5) - (B0 - 1))))
seidel_2d_refsrc_3_Isrc_4_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_0_Isrc_17_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_17_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_17_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_9_Isrc_0_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 4 else ((B0 + 3) + (B0 * 4))))
seidel_2d_refsrc_9_Isrc_0_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 4 else ((B0 + 3) + (B0 * 4))))
seidel_2d_refsrc_2_Isrc_8_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else Isrc1)
seidel_2d_refsrc_3_Isrc_13_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_13_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_3_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_3_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_1_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_1_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_9_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_9_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_5_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_8_Isrc_5_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_8_Isrc_15_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else ((Isrc1 * B0) + (5 - Isrc2)))
seidel_2d_refsrc_3_Isrc_5_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_5_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_2_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else (if ((Isrc1 + Isrc1) < B0) then 1 else (3 + B0)))
seidel_2d_refsrc_3_Isrc_2_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else (if ((Isrc1 + Isrc1) < B0) then 1 else (3 + B0)))
seidel_2d_refsrc_1_Isrc_14_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_14_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_8_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_8_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_4_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_7_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
seidel_2d_refsrc_8_Isrc_7_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
seidel_2d_refsrc_3_Isrc_5_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_5_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_14_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_14_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_3_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_4_Isrc_1_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_1_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_9_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_9_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_4_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_4_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_6_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_3_Isrc_7_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_7_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_3_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_8_Isrc_3_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (3 * 3))
seidel_2d_refsrc_2_Isrc_2_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc2 + Isrc2)) then 0 else (3 * 3))
seidel_2d_refsrc_2_Isrc_2_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc2 + Isrc2)) then 0 else (3 * 3))
seidel_2d_refsrc_0_Isrc_1_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (2 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_1_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (2 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_16_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B1) then 0 else 1)
seidel_2d_refsrc_7_Isrc_14_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_14_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_8_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_8_Isrc_8_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_8_Isrc_7_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_8_Isrc_7_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_6_Isrc_0_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_0_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_18_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_18_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_18_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_8_Isrc_18_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_6_Isrc_12_5_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_9_Isrc_18_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_18_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_4_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_16_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_5_Isrc_16_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_7_Isrc_11_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
seidel_2d_refsrc_4_Isrc_0_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 5)
seidel_2d_refsrc_4_Isrc_0_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 5)
seidel_2d_refsrc_4_Isrc_15_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_7_Isrc_0_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_3_Isrc_5_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_5_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_2_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_18_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc2 + 2) < B0) then 4 else ((B0 - 3) * (B0 - 5))))
seidel_2d_refsrc_9_Isrc_18_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc2 + 2) < B0) then 4 else ((B0 - 3) * (B0 - 5))))
seidel_2d_refsrc_6_Isrc_4_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_4_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_8_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_9_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_9_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_18_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_6_Isrc_17_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_17_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_5_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((B0 + 1) < (Isrc0 + Isrc2)) then (Isrc2 - 6) else ((B0 - 5) + (B0 * 6))))
seidel_2d_refsrc_8_Isrc_5_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((B0 + 1) < (Isrc0 + Isrc2)) then (Isrc2 - 6) else ((B0 - 5) + (B0 * 6))))
seidel_2d_refsrc_1_Isrc_14_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_14_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_9_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_9_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_1_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_1_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_3_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_3_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_6_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 1 else 0)
seidel_2d_refsrc_6_Isrc_6_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 1 else 0)
seidel_2d_refsrc_4_Isrc_9_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_9_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 5)
seidel_2d_refsrc_1_Isrc_17_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_0_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_0_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_1_Isrc_10_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_10_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_17_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_11_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
seidel_2d_refsrc_7_Isrc_11_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
seidel_2d_refsrc_6_Isrc_4_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_0_Isrc_1_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_1_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_1_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_1_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_11_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_11_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_19_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc1))
seidel_2d_refsrc_1_Isrc_19_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc1))
seidel_2d_refsrc_8_Isrc_1_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_1_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_1_Isrc_19_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_19_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_16_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_16_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_12_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_12_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_5_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_5_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_5_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_5_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_6_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_2_Isrc_15_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_16_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_2_Isrc_16_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_4_Isrc_3_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_3_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_9_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_9_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_3_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_3_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_4_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_4_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_10_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_10_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_1_Isrc_11_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_11_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_10_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_6_Isrc_13_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if (((2 + 2) < B0) && ((B0 + B0) < (Isrc0 + 2))) then 1 else (B0 + 3)))
seidel_2d_refsrc_6_Isrc_13_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if (((2 + 2) < B0) && ((B0 + B0) < (Isrc0 + 2))) then 1 else (B0 + 3)))
seidel_2d_refsrc_1_Isrc_12_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_4_Isrc_5_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_5_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_19_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc0 + Isrc1)) < (B0 + (B1 + B1))) then 0 else 1)
seidel_2d_refsrc_4_Isrc_6_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_6_Isrc_13_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_9_Isrc_3_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (if (B0 < (Isrc0 + Isrc2)) then 4 else ((3 + B0) + (B0 * 4))))
seidel_2d_refsrc_9_Isrc_3_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (if (B0 < (Isrc0 + Isrc2)) then 4 else ((3 + B0) + (B0 * 4))))
seidel_2d_refsrc_2_Isrc_18_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + 1)) < ((B1 + 2) + (B1 + B0))) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_10_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_10_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_1_Isrc_12_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_7_Isrc_19_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_19_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_6_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_6_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_14_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_14_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_3_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_7_Isrc_19_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_19_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_6_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_6_Isrc_14_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_14_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_3_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_2_Isrc_18_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (2 * 4))
seidel_2d_refsrc_6_Isrc_14_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_8_Isrc_0_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_8_Isrc_0_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
seidel_2d_refsrc_9_Isrc_3_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_3_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_1_Isrc_13_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_13_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_13_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_13_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_4_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_4_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_8_Isrc_2_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else ((3 + 4) * (1 + B0)))
seidel_2d_refsrc_4_Isrc_7_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_13_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_13_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_4_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_4_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_13_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
seidel_2d_refsrc_5_Isrc_13_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
seidel_2d_refsrc_6_Isrc_17_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_17_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_2_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_2_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_4_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_8_Isrc_4_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_6_Isrc_18_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then ((B1 + 5) + (B0 * 4)) else ((B1 + 1) + (Isrc0 * 6))))
seidel_2d_refsrc_6_Isrc_18_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then ((B1 + 5) + (B0 * 4)) else ((B1 + 1) + (Isrc0 * 6))))
seidel_2d_refsrc_2_Isrc_2_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_2_Isrc_2_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_8_Isrc_4_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_8_Isrc_4_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_0_Isrc_9_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_9_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_17_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_17_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_10_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_10_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_18_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_18_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_3_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((1 + Isrc2) < (1 + B0)) && ((Isrc2 + Isrc2) < (B1 + B0))) then 0 else (if ((Isrc0 + B0) < (Isrc2 + Isrc2)) then (2 * 4) else ((3 + B0) * (6 * 5))))
seidel_2d_refsrc_2_Isrc_3_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((1 + Isrc2) < (1 + B0)) && ((Isrc2 + Isrc2) < (B1 + B0))) then 0 else (if ((Isrc0 + B0) < (Isrc2 + Isrc2)) then (2 * 4) else ((3 + B0) * (6 * 5))))
seidel_2d_refsrc_6_Isrc_19_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 - 5) + (Isrc0 * 6)))
seidel_2d_refsrc_6_Isrc_19_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 - 5) + (Isrc0 * 6)))
seidel_2d_refsrc_5_Isrc_18_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_0_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_0_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_9_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_9_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_12_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_12_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_12_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_12_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_19_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_19_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_12_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_12_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_12_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_12_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_10_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + Isrc2)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_6_Isrc_1_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_1_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_1_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 + B0) < (Isrc2 + Isrc2)) then 0 else Isrc1)
seidel_2d_refsrc_7_Isrc_1_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 + B0) < (Isrc2 + Isrc2)) then 0 else Isrc1)
seidel_2d_refsrc_2_Isrc_3_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_2_Isrc_3_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_9_Isrc_14_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else ((B0 + 3) + (B0 * 6)))
seidel_2d_refsrc_6_Isrc_2_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_2_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_1_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_1_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_2_Isrc_3_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_2_Isrc_3_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_7_Isrc_2_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_2_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_7_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_8_Isrc_7_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_7_Isrc_2_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_2_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_2_Isrc_4_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + Isrc2) < (B0 + 1))) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_8_Isrc_7_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_7_Isrc_2_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_2_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_15_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_15_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_7_Isrc_3_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_3_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_15_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_15_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 5)
seidel_2d_refsrc_7_Isrc_3_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_7_Isrc_3_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_16_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_16_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_4_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_4_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_7_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_8_Isrc_7_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
seidel_2d_refsrc_4_Isrc_17_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_17_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_15_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_15_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_4_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_4_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_5_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_5_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_18_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_18_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_16_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_16_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_5_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_8_Isrc_7_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_8_Isrc_7_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_4_Isrc_18_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_18_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_16_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (B0 < Isrc0) then 4 else ((3 - B0) * (5 - B0))))
seidel_2d_refsrc_9_Isrc_16_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (B0 < Isrc0) then 4 else ((3 - B0) * (5 - B0))))
seidel_2d_refsrc_4_Isrc_18_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_18_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_19_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_19_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_16_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_19_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_4_Isrc_19_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
seidel_2d_refsrc_3_Isrc_6_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_4_Isrc_19_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_19_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_5_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_5_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_19_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_19_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_5_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_5_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_6_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_8_Isrc_8_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_8_Isrc_8_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_5_Isrc_0_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_0_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_16_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_16_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_7_Isrc_7_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_7_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_7_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_8_Isrc_8_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_8_Isrc_8_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_8_Isrc_9_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if ((Isrc0 + 2) < (B0 + B0)) then (Isrc0 - 1) else ((B0 + 0) + (B0 * 6))))
seidel_2d_refsrc_8_Isrc_9_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if ((Isrc0 + 2) < (B0 + B0)) then (Isrc0 - 1) else ((B0 + 0) + (B0 * 6))))
seidel_2d_refsrc_2_Isrc_8_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_2_Isrc_8_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_5_Isrc_1_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc2 + Isrc2)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_1_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc2 + Isrc2)) then 0 else (3 * 3))
seidel_2d_refsrc_9_Isrc_17_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((Isrc0 + B0) < (B1 + Isrc2)) then 4 else ((B0 + 3) + (B1 * 5))))
seidel_2d_refsrc_9_Isrc_17_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((Isrc0 + B0) < (B1 + Isrc2)) then 4 else ((B0 + 3) + (B1 * 5))))
seidel_2d_refsrc_3_Isrc_6_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_2_Isrc_8_5_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_2_Isrc_8_5_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (3 * 3))
seidel_2d_refsrc_5_Isrc_1_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_1_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_8_Isrc_9_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + B0) + (2 + B0))) then 0 else Isrc0)
seidel_2d_refsrc_5_Isrc_1_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_5_Isrc_1_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_9_Isrc_17_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_17_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_1_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_1_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_17_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_17_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_4_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_4_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_8_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_5_Isrc_2_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_2_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_17_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_17_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_6_Isrc_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_2_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_5_Isrc_2_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_3_Isrc_7_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_7_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_3_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 4
seidel_2d_refsrc_8_Isrc_10_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_8_Isrc_10_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_2_Isrc_8_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_2_Isrc_8_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_0_Isrc_10_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_10_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_10_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + Isrc2) + (B0 + B0))) then 0 else (Isrc1 - 6))
seidel_2d_refsrc_2_Isrc_9_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_2_Isrc_9_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_0_Isrc_10_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_10_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_8_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_8_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_9_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + B0) + (1 + B0))) then 0 else (Isrc0 - 1))
seidel_2d_refsrc_9_Isrc_18_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_18_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_0_Isrc_11_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_11_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_9_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_9_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_19_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_19_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_4_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
seidel_2d_refsrc_0_Isrc_11_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_11_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_9_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_9_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_11_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
seidel_2d_refsrc_8_Isrc_11_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
seidel_2d_refsrc_0_Isrc_12_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc1 + 2) < B0) then 1 else ((4 + B0) + (Isrc0 * 4))))
seidel_2d_refsrc_0_Isrc_12_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc1 + 2) < B0) then 1 else ((4 + B0) + (Isrc0 * 4))))
seidel_2d_refsrc_7_Isrc_10_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_10_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_9_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_2_Isrc_9_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
seidel_2d_refsrc_7_Isrc_10_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_10_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_8_Isrc_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_0_Isrc_12_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_12_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_14_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_8_Isrc_14_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_0_Isrc_12_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_12_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_5_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_0_Isrc_12_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_7_Isrc_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_15_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_6_Isrc_6_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_5_Isrc_5_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_5_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_10_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
seidel_2d_refsrc_2_Isrc_10_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
seidel_2d_refsrc_5_Isrc_6_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_2_Isrc_11_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_2_Isrc_11_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_7_Isrc_12_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_12_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_13_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_13_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_13_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc0 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
seidel_2d_refsrc_7_Isrc_13_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_13_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_9_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_9_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_12_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
seidel_2d_refsrc_2_Isrc_12_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
seidel_2d_refsrc_7_Isrc_13_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_13_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_9_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc1)) then ((B0 - 5) + (B0 * 6)) else ((Isrc1 * 3) + (B0 * 6))))
seidel_2d_refsrc_5_Isrc_8_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_8_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_12_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_8_Isrc_15_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_8_Isrc_15_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_0_Isrc_13_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_13_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_15_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_15_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (2 * 4))
seidel_2d_refsrc_0_Isrc_14_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_8_Isrc_16_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_6_Isrc_7_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else ((Isrc2 - Isrc0) + (B0 * 6)))
seidel_2d_refsrc_7_Isrc_17_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_7_Isrc_17_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_13_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_2_Isrc_13_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_2_Isrc_14_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_2_Isrc_14_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
seidel_2d_refsrc_8_Isrc_17_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + 2)) < ((B1 + B0) + (B1 + 1))) then 0 else (3 * 3))
seidel_2d_refsrc_2_Isrc_14_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_2_Isrc_14_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 5))
seidel_2d_refsrc_6_Isrc_7_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_7_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else ((Isrc0 - 1) + (B0 * 6)))
seidel_2d_refsrc_2_Isrc_14_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
seidel_2d_refsrc_2_Isrc_14_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
seidel_2d_refsrc_6_Isrc_7_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_7_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_14_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_2_Isrc_14_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
seidel_2d_refsrc_6_Isrc_7_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_7_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_15_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc2 + Isrc2) < (2 + B0))) then 0 else (Isrc0 - 6))
seidel_2d_refsrc_8_Isrc_17_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (4 * 2))
seidel_2d_refsrc_0_Isrc_14_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_14_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_17_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
seidel_2d_refsrc_8_Isrc_17_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
seidel_2d_refsrc_6_Isrc_8_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_8_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_8_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
seidel_2d_refsrc_8_Isrc_18_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc1))
seidel_2d_refsrc_8_Isrc_18_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc1))
seidel_2d_refsrc_0_Isrc_15_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc1)) < (B0 + (B1 + B0))) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + Isrc1) + (B0 + B0))) then 0 else 1)
seidel_2d_refsrc_8_Isrc_19_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_8_Isrc_19_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
seidel_2d_refsrc_6_Isrc_9_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_9_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_15_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_15_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_16_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_6_Isrc_11_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_11_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_10_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_18_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_18_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_11_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((Isrc1 + B0) < (Isrc0 + Isrc0)) then ((B0 * 4) + (5 * 5)) else ((B0 - Isrc0) + (B0 * 6))))
seidel_2d_refsrc_9_Isrc_1_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else ((B0 + 3) + (B0 * 6)))
seidel_2d_refsrc_9_Isrc_1_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else ((B0 + 3) + (B0 * 6)))
seidel_2d_refsrc_0_Isrc_19_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_1_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_1_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 4)
seidel_2d_refsrc_0_Isrc_19_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_19_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_2_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_9_Isrc_2_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 4)
seidel_2d_refsrc_6_Isrc_12_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_12_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_1_Isrc_0_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_0_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_0_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_1_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_1_Isrc_1_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((1 + B0) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 6))
seidel_2d_refsrc_1_Isrc_2_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_2_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_2_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc2 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_2_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((2 + B0) < (Isrc2 + Isrc2)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_1_Isrc_3_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_1_Isrc_3_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_1_Isrc_3_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_4_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_4_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_12_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_13_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_1_Isrc_5_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_5_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_2_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_3_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_3_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_0_Isrc_4_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_4_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_6_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_3_Isrc_13_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + Isrc1)) < ((B1 + B0) + (2 + B0))) then 0 else 1)
seidel_2d_refsrc_0_Isrc_5_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_0_Isrc_5_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_7_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_14_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then (if ((Isrc2 + Isrc2) < B0) then (if ((Isrc2 + 2) < B0) then 1 else ((B0 + 6) + (B0 + 5))) else ((B0 * 6) - 5)) else (if ((1 + B0) < (Isrc0 + Isrc2)) then ((B0 - 5) + (B0 * 6)) else ((1 + B0) * (2 + 5)))))
seidel_2d_refsrc_3_Isrc_14_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then (if ((Isrc2 + Isrc2) < B0) then (if ((Isrc2 + 2) < B0) then 1 else ((B0 + 6) + (B0 + 5))) else ((B0 * 6) - 5)) else (if ((1 + B0) < (Isrc0 + Isrc2)) then ((B0 - 5) + (B0 * 6)) else ((1 + B0) * (2 + 5)))))
seidel_2d_refsrc_1_Isrc_8_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_8_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_9_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_9_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_9_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_9_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_10_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_10_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_15_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_15_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_15_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else ((Isrc1 + B0) + (B0 * 5)))
seidel_2d_refsrc_3_Isrc_17_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_2_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_4_Isrc_2_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_9_Isrc_5_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_5_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_13_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc0 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 4)
seidel_2d_refsrc_1_Isrc_15_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_15_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_5_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc0 + B0) < (Isrc1 + Isrc2)) then 4 else ((B0 + 3) + (Isrc2 * 6))))
seidel_2d_refsrc_1_Isrc_15_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_1_Isrc_15_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
seidel_2d_refsrc_6_Isrc_14_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_14_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_15_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_2_Isrc_19_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_2_Isrc_19_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
seidel_2d_refsrc_4_Isrc_7_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_7_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_2_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_8_Isrc_2_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_4_Isrc_8_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B1) then 0 else 1)
seidel_2d_refsrc_4_Isrc_8_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B1) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_14_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_5_Isrc_14_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
seidel_2d_refsrc_4_Isrc_8_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_8_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + 2)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 + B0) < (Isrc1 + 2)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_2_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_8_Isrc_2_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 4))
seidel_2d_refsrc_1_Isrc_16_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_16_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_0_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_16_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_6_Isrc_16_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_15_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_15_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_1_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_1_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_4_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (if ((1 + B0) < (Isrc1 + Isrc1)) then (4 * 2) else (B0 + 3)))
seidel_2d_refsrc_8_Isrc_4_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (if ((1 + B0) < (Isrc1 + Isrc1)) then (4 * 2) else (B0 + 3)))
seidel_2d_refsrc_5_Isrc_15_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
seidel_2d_refsrc_5_Isrc_15_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
seidel_2d_refsrc_4_Isrc_8_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_8_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_1_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_1_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
seidel_2d_refsrc_5_Isrc_15_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_15_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_1_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_1_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_6_Isrc_17_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((Isrc2 + Isrc2) < B0) then (if ((Isrc0 + B0) < (B1 + Isrc2)) then (1 + B0) else ((B1 + 2) - (3 - B0))) else (if ((B1 + Isrc2) < (B0 + B0)) then ((B1 - 1) + (4 * B0)) else (if (Isrc0 < B0) then ((2 + 5) + (B1 * 5)) else ((B1 + 1) * (2 + 5))))))
seidel_2d_refsrc_6_Isrc_17_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if ((Isrc2 + Isrc2) < B0) then (if ((Isrc0 + B0) < (B1 + Isrc2)) then (1 + B0) else ((B1 + 2) - (3 - B0))) else (if ((B1 + Isrc2) < (B0 + B0)) then ((B1 - 1) + (4 * B0)) else (if (Isrc0 < B0) then ((2 + 5) + (B1 * 5)) else ((B1 + 1) * (2 + 5))))))
seidel_2d_refsrc_1_Isrc_18_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_18_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_9_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_9_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_9_Isrc_5_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_9_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_9_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
seidel_2d_refsrc_1_Isrc_18_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_1_Isrc_18_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
seidel_2d_refsrc_3_Isrc_2_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_2_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_17_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_17_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_2_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_2_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_17_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_17_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_4_Isrc_10_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_4_Isrc_10_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_8_Isrc_4_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
seidel_2d_refsrc_6_Isrc_17_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then ((B1 + 5) + (B0 * 4)) else ((Isrc0 + Isrc2) + (B1 * 5))))
seidel_2d_refsrc_6_Isrc_17_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (Isrc0 < B0) then ((B1 + 5) + (B0 * 4)) else ((Isrc0 + Isrc2) + (B1 * 5))))
seidel_2d_refsrc_3_Isrc_3_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_3_Isrc_3_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
seidel_2d_refsrc_5_Isrc_17_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_5_Isrc_17_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_1_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_2_Isrc_1_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
seidel_2d_refsrc_9_Isrc_6_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_6_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_2_Isrc_1_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_2_Isrc_1_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 4))
seidel_2d_refsrc_9_Isrc_6_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_9_Isrc_6_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 4)
seidel_2d_refsrc_3_Isrc_4_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
seidel_2d_refsrc_3_Isrc_4_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
