module I2C_Control_Verilog(clk,rst,core_busy,data_valid,rw,slave_addr,reg_addr,reg_data)
input clk;
input rst;
input core_busy;
output data_valid;
output rw;
output [6:0]slave_addr;
output [7:0]reg_addr;
output [7:0]reg_data;



endmodule
