Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 11 23:51:51 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_top_timing_summary_routed.rpt -pb hdmi_top_timing_summary_routed.pb -rpx hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.297        0.000                      0                  210        0.121        0.000                      0                  210        2.000        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_1x_clk_wiz_0    {0.000 12.500}       25.000          40.000          
  clk_5x_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_1x_clk_wiz_0         19.650        0.000                      0                  144        0.176        0.000                      0                  144       12.000        0.000                       0                   127  
  clk_5x_clk_wiz_0          2.700        0.000                      0                   66        0.176        0.000                      0                   66        2.000        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_1x_clk_wiz_0  clk_5x_clk_wiz_0        2.297        0.000                      0                   30        0.121        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_5x_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_1x_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_clk_wiz_0
  To Clock:  clk_1x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.742ns (35.017%)  route 3.233ns (64.983%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.770     2.617    u_vga_pic/E[0]
    SLICE_X111Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.669    22.995    u_vga_pic/clk_1x
    SLICE_X111Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[0]/C
                         clock pessimism             -0.415    22.580    
                         clock uncertainty           -0.108    22.472    
    SLICE_X111Y75        FDCE (Setup_fdce_C_CE)      -0.205    22.267    u_vga_pic/rgb_data_reg[0]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.742ns (35.017%)  route 3.233ns (64.983%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.770     2.617    u_vga_pic/E[0]
    SLICE_X111Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.669    22.995    u_vga_pic/clk_1x
    SLICE_X111Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[16]/C
                         clock pessimism             -0.415    22.580    
                         clock uncertainty           -0.108    22.472    
    SLICE_X111Y75        FDCE (Setup_fdce_C_CE)      -0.205    22.267    u_vga_pic/rgb_data_reg[16]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.742ns (35.017%)  route 3.233ns (64.983%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.770     2.617    u_vga_pic/E[0]
    SLICE_X111Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.669    22.995    u_vga_pic/clk_1x
    SLICE_X111Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[2]/C
                         clock pessimism             -0.415    22.580    
                         clock uncertainty           -0.108    22.472    
    SLICE_X111Y75        FDCE (Setup_fdce_C_CE)      -0.205    22.267    u_vga_pic/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.702ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.742ns (35.369%)  route 3.183ns (64.631%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.721     2.568    u_vga_pic/E[0]
    SLICE_X110Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.671    22.997    u_vga_pic/clk_1x
    SLICE_X110Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[3]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X110Y76        FDCE (Setup_fdce_C_CE)      -0.205    22.269    u_vga_pic/rgb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                 19.702    

Slack (MET) :             19.839ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.742ns (36.402%)  route 3.043ns (63.598%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.581     2.428    u_vga_pic/E[0]
    SLICE_X110Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.669    22.995    u_vga_pic/clk_1x
    SLICE_X110Y75        FDCE                                         r  u_vga_pic/rgb_data_reg[6]/C
                         clock pessimism             -0.415    22.580    
                         clock uncertainty           -0.108    22.472    
    SLICE_X110Y75        FDCE (Setup_fdce_C_CE)      -0.205    22.267    u_vga_pic/rgb_data_reg[6]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                 19.839    

Slack (MET) :             19.842ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst0/q_m_n0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst0/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.550ns (30.635%)  route 3.509ns (69.365%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.846    -2.357    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X109Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/q_m_n0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDCE (Prop_fdce_C_Q)         0.419    -1.938 r  u_hdmi_ctrl/encoder_inst0/q_m_n0_reg[2]/Q
                         net (fo=11, routed)          1.032    -0.905    u_hdmi_ctrl/encoder_inst0/q_m_n0[2]
    SLICE_X109Y71        LUT3 (Prop_lut3_I1_O)        0.327    -0.578 f  u_hdmi_ctrl/encoder_inst0/cnt[3]_i_8/O
                         net (fo=5, routed)           0.966     0.388    u_hdmi_ctrl/encoder_inst0/cnt[3]_i_8_n_0
    SLICE_X111Y70        LUT5 (Prop_lut5_I4_O)        0.354     0.742 r  u_hdmi_ctrl/encoder_inst0/cnt[4]_i_12/O
                         net (fo=2, routed)           0.829     1.571    u_hdmi_ctrl/encoder_inst0/cnt[4]_i_12_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I1_O)        0.326     1.897 f  u_hdmi_ctrl/encoder_inst0/cnt[3]_i_2/O
                         net (fo=1, routed)           0.682     2.579    u_hdmi_ctrl/encoder_inst0/cnt[3]_i_2_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I1_O)        0.124     2.703 r  u_hdmi_ctrl/encoder_inst0/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.703    u_hdmi_ctrl/encoder_inst0/cnt[3]_i_1_n_0
    SLICE_X109Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    22.998    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X109Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/cnt_reg[3]/C
                         clock pessimism             -0.374    22.624    
                         clock uncertainty           -0.108    22.516    
    SLICE_X109Y70        FDCE (Setup_fdce_C_D)        0.029    22.545    u_hdmi_ctrl/encoder_inst0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.545    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 19.842    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.742ns (37.070%)  route 2.957ns (62.930%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 22.994 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.495     2.342    u_vga_pic/E[0]
    SLICE_X109Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.668    22.994    u_vga_pic/clk_1x
    SLICE_X109Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[12]/C
                         clock pessimism             -0.415    22.579    
                         clock uncertainty           -0.108    22.471    
    SLICE_X109Y76        FDCE (Setup_fdce_C_CE)      -0.205    22.266    u_vga_pic/rgb_data_reg[12]
  -------------------------------------------------------------------
                         required time                         22.266    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                 19.925    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.742ns (37.070%)  route 2.957ns (62.930%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 22.994 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.495     2.342    u_vga_pic/E[0]
    SLICE_X109Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.668    22.994    u_vga_pic/clk_1x
    SLICE_X109Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[8]/C
                         clock pessimism             -0.415    22.579    
                         clock uncertainty           -0.108    22.471    
    SLICE_X109Y76        FDCE (Setup_fdce_C_CE)      -0.205    22.266    u_vga_pic/rgb_data_reg[8]
  -------------------------------------------------------------------
                         required time                         22.266    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                 19.925    

Slack (MET) :             20.062ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.742ns (38.158%)  route 2.823ns (61.842%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.361     2.208    u_vga_pic/E[0]
    SLICE_X111Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.671    22.997    u_vga_pic/clk_1x
    SLICE_X111Y76        FDCE                                         r  u_vga_pic/rgb_data_reg[9]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X111Y76        FDCE (Setup_fdce_C_CE)      -0.205    22.269    u_vga_pic/rgb_data_reg[9]
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                 20.062    

Slack (MET) :             20.066ns  (required time - arrival time)
  Source:                 u_vga_ctrl/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_vga_pic/rgb_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_clk_wiz_0 rise@25.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.742ns (38.215%)  route 2.816ns (61.785%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.845    -2.358    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.902 f  u_vga_ctrl/h_count_reg[5]/Q
                         net (fo=10, routed)          0.828    -1.073    u_vga_ctrl/h_count[5]
    SLICE_X107Y75        LUT1 (Prop_lut1_I0_O)        0.124    -0.949 r  u_vga_ctrl/pix_xpos0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.949    u_vga_ctrl/pix_xpos0_carry_i_1_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.548 r  u_vga_ctrl/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.548    u_vga_ctrl/pix_xpos0_carry_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.214 r  u_vga_ctrl/pix_xpos0_carry__0/O[1]
                         net (fo=18, routed)          0.989     0.774    u_vga_ctrl/pix_xpos0[7]
    SLICE_X109Y75        LUT6 (Prop_lut6_I4_O)        0.303     1.077 r  u_vga_ctrl/rgb_data[16]_i_4/O
                         net (fo=1, routed)           0.645     1.723    u_vga_ctrl/rgb_data[16]_i_4_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  u_vga_ctrl/rgb_data[16]_i_1/O
                         net (fo=9, routed)           0.354     2.201    u_vga_pic/E[0]
    SLICE_X109Y77        FDCE                                         r  u_vga_pic/rgb_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.669    22.995    u_vga_pic/clk_1x
    SLICE_X109Y77        FDCE                                         r  u_vga_pic/rgb_data_reg[11]/C
                         clock pessimism             -0.415    22.580    
                         clock uncertainty           -0.108    22.472    
    SLICE_X109Y77        FDCE (Setup_fdce_C_CE)      -0.205    22.267    u_vga_pic/rgb_data_reg[11]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 20.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.930%)  route 0.124ns (43.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.622    -0.570    u_vga_ctrl/clk_1x
    SLICE_X108Y74        FDRE                                         r  u_vga_ctrl/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  u_vga_ctrl/vsync_reg/Q
                         net (fo=2, routed)           0.124    -0.282    u_hdmi_ctrl/encoder_inst0/vsync
    SLICE_X111Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.893    -0.340    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X111Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/C
                         clock pessimism             -0.193    -0.533    
    SLICE_X111Y73        FDCE (Hold_fdce_C_D)         0.075    -0.458    u_hdmi_ctrl/encoder_inst0/c1_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.624    -0.568    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.378    u_hdmi_ctrl/encoder_inst0/q_m_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I3_O)        0.099    -0.279 r  u_hdmi_ctrl/encoder_inst0/data_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    u_hdmi_ctrl/encoder_inst0/data_out[0]
    SLICE_X110Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.893    -0.340    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/C
                         clock pessimism             -0.228    -0.568    
    SLICE_X110Y73        FDCE (Hold_fdce_C_D)         0.091    -0.477    u_hdmi_ctrl/encoder_inst0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.628    -0.564    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.374    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg_n_0_[0]
    SLICE_X110Y80        LUT6 (Prop_lut6_I3_O)        0.099    -0.275 r  u_hdmi_ctrl/encoder_inst1/data_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.275    u_hdmi_ctrl/encoder_inst1/data_out[0]_i_1__1_n_0
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/C
                         clock pessimism             -0.229    -0.564    
    SLICE_X110Y80        FDCE (Hold_fdce_C_D)         0.091    -0.473    u_hdmi_ctrl/encoder_inst1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst0/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.226ns (77.929%)  route 0.064ns (22.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.626    -0.566    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.064    -0.374    u_hdmi_ctrl/encoder_inst0/q_m_reg[5]
    SLICE_X110Y72        LUT6 (Prop_lut6_I3_O)        0.098    -0.276 r  u_hdmi_ctrl/encoder_inst0/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    u_hdmi_ctrl/encoder_inst0/data_out[5]
    SLICE_X110Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.895    -0.338    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[5]/C
                         clock pessimism             -0.228    -0.566    
    SLICE_X110Y72        FDCE (Hold_fdce_C_D)         0.092    -0.474    u_hdmi_ctrl/encoder_inst0/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst2/q_m_n0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.406%)  route 0.150ns (44.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.626    -0.566    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X111Y78        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/q_m_n0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  u_hdmi_ctrl/encoder_inst2/q_m_n0_reg[3]/Q
                         net (fo=12, routed)          0.150    -0.275    u_hdmi_ctrl/encoder_inst2/q_m_n0_reg[3]_0
    SLICE_X112Y79        LUT6 (Prop_lut6_I3_O)        0.045    -0.230 r  u_hdmi_ctrl/encoder_inst2/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.230    u_hdmi_ctrl/encoder_inst2/cnt[2]_i_1__1_n_0
    SLICE_X112Y79        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.897    -0.336    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X112Y79        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/cnt_reg[2]/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X112Y79        FDCE (Hold_fdce_C_D)         0.120    -0.431    u_hdmi_ctrl/encoder_inst2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_vga_pic/rgb_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst1/data_in_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.357%)  route 0.150ns (44.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.625    -0.567    u_vga_pic/clk_1x
    SLICE_X109Y77        FDCE                                         r  u_vga_pic/rgb_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  u_vga_pic/rgb_data_reg[11]/Q
                         net (fo=4, routed)           0.150    -0.276    u_vga_ctrl/Q[6]
    SLICE_X108Y77        LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  u_vga_ctrl/data_in_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    u_hdmi_ctrl/encoder_inst1/data_in_reg_reg[4]_0[2]
    SLICE_X108Y77        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.892    -0.341    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X108Y77        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_in_reg_reg[3]/C
                         clock pessimism             -0.213    -0.554    
    SLICE_X108Y77        FDCE (Hold_fdce_C_D)         0.121    -0.433    u_hdmi_ctrl/encoder_inst1/data_in_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_vga_ctrl/de_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst0/de_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.399%)  route 0.177ns (55.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.625    -0.567    u_vga_ctrl/clk_1x
    SLICE_X109Y72        FDCE                                         r  u_vga_ctrl/de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  u_vga_ctrl/de_reg/Q
                         net (fo=1, routed)           0.177    -0.250    u_hdmi_ctrl/encoder_inst0/de
    SLICE_X110Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/de_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.895    -0.338    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/de_reg1_reg/C
                         clock pessimism             -0.193    -0.531    
    SLICE_X110Y72        FDCE (Hold_fdce_C_D)         0.075    -0.456    u_hdmi_ctrl/encoder_inst0/de_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.822%)  route 0.153ns (45.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.627    -0.565    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X109Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.153    -0.271    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg_n_0_[3]
    SLICE_X110Y80        LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  u_hdmi_ctrl/encoder_inst1/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    u_hdmi_ctrl/encoder_inst1/data_out[3]_i_1__0_n_0
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/C
                         clock pessimism             -0.193    -0.528    
    SLICE_X110Y80        FDCE (Hold_fdce_C_D)         0.092    -0.436    u_hdmi_ctrl/encoder_inst1/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst1/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.159%)  route 0.121ns (34.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.627    -0.565    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X109Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.128    -0.437 r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.316    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg_n_0_[6]
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.099    -0.217 r  u_hdmi_ctrl/encoder_inst1/data_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    u_hdmi_ctrl/encoder_inst1/data_out[6]_i_1__0_n_0
    SLICE_X110Y81        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.899    -0.334    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y81        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[6]/C
                         clock pessimism             -0.193    -0.527    
    SLICE_X110Y81        FDCE (Hold_fdce_C_D)         0.091    -0.436    u_hdmi_ctrl/encoder_inst1/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/encoder_inst0/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.624    -0.568    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X111Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.354    u_hdmi_ctrl/encoder_inst0/q_m_reg[7]
    SLICE_X111Y73        LUT6 (Prop_lut6_I3_O)        0.098    -0.256 r  u_hdmi_ctrl/encoder_inst0/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u_hdmi_ctrl/encoder_inst0/data_out[7]
    SLICE_X111Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.893    -0.340    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X111Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[7]/C
                         clock pessimism             -0.228    -0.568    
    SLICE_X111Y73        FDCE (Hold_fdce_C_D)         0.092    -0.476    u_hdmi_ctrl/encoder_inst0/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X110Y70   u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X111Y71   u_hdmi_ctrl/encoder_inst0/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X109Y70   u_hdmi_ctrl/encoder_inst0/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X108Y70   u_hdmi_ctrl/encoder_inst0/cnt_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y70   u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y70   u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   u_hdmi_ctrl/encoder_inst0/c0_reg2_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X111Y73   u_hdmi_ctrl/encoder_inst0/c1_reg2_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y70   u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y70   u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_clk_wiz_0
  To Clock:  clk_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.478ns (42.274%)  route 0.653ns (57.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.856    -2.347    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478    -1.869 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.653    -1.216    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[0]
    OLOGIC_X1Y84         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657     2.984    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
                         clock pessimism             -0.415     2.569    
                         clock uncertainty           -0.079     2.489    
    OLOGIC_X1Y84         ODDR (Setup_oddr_C_D1)      -1.005     1.484    u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.484    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.419ns (43.654%)  route 0.541ns (56.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.853    -2.350    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X110Y69        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.931 r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.541    -1.390    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[0]
    OLOGIC_X1Y70         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y70         ODDR (Setup_oddr_C_D1)      -1.009     1.476    u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.476    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.938%)  route 0.658ns (59.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.848    -2.355    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X111Y72        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.658    -1.241    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s[0]
    OLOGIC_X1Y70         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y70         ODDR (Setup_oddr_C_D2)      -0.834     1.651    u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.651    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.297%)  route 0.506ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.853    -2.350    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.419    -1.931 r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.506    -1.425    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[0]
    OLOGIC_X1Y80         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y80         ODDR (Setup_oddr_C_D1)      -1.009     1.476    u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.476    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.518ns (50.357%)  route 0.511ns (49.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.856    -2.347    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.511    -1.318    u_hdmi_ctrl/par_to_ser_inst2/data_fall_s[0]
    OLOGIC_X1Y84         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657     2.984    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
                         clock pessimism             -0.415     2.569    
                         clock uncertainty           -0.079     2.489    
    OLOGIC_X1Y84         ODDR (Setup_oddr_C_D2)      -0.834     1.655    u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.655    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.119%)  route 0.512ns (52.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 2.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.847    -2.356    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.512    -1.388    u_hdmi_ctrl/par_to_ser_inst3/data_rise_s[0]
    OLOGIC_X1Y72         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652     2.979    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
                         clock pessimism             -0.415     2.564    
                         clock uncertainty           -0.079     2.484    
    OLOGIC_X1Y72         ODDR (Setup_oddr_C_D1)      -0.834     1.650    u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.650    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.456ns (47.217%)  route 0.510ns (52.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 2.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.847    -2.356    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.510    -1.390    u_hdmi_ctrl/par_to_ser_inst3/data_fall_s[0]
    OLOGIC_X1Y72         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652     2.979    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
                         clock pessimism             -0.415     2.564    
                         clock uncertainty           -0.079     2.484    
    OLOGIC_X1Y72         ODDR (Setup_oddr_C_D2)      -0.834     1.650    u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.650    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.456ns (47.579%)  route 0.502ns (52.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.853    -2.350    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.502    -1.391    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[0]
    OLOGIC_X1Y80         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y80         ODDR (Setup_oddr_C_D2)      -0.834     1.651    u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.651    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.478ns (42.451%)  route 0.648ns (57.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.847    -2.356    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X112Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.478    -1.878 r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[2]/Q
                         net (fo=11, routed)          0.648    -1.230    u_hdmi_ctrl/par_to_ser_inst3/p_4_in
    SLICE_X112Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.671     2.997    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X112Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[0]/C
                         clock pessimism             -0.353     2.644    
                         clock uncertainty           -0.079     2.565    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.695     1.870    u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.478ns (42.451%)  route 0.648ns (57.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.847    -2.356    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X112Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.478    -1.878 r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[2]/Q
                         net (fo=11, routed)          0.648    -1.230    u_hdmi_ctrl/par_to_ser_inst3/p_4_in
    SLICE_X112Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.671     2.997    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X112Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[1]/C
                         clock pessimism             -0.353     2.644    
                         clock uncertainty           -0.079     2.565    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.695     1.870    u_hdmi_ctrl/par_to_ser_inst3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  3.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.624    -0.568    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X112Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.148    -0.420 r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.059    -0.361    u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg_n_0_[2]
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism             -0.215    -0.555    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.018    -0.537    u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.623    -0.569    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X112Y74        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.293    u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg_n_0_[2]
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[1]/C
                         clock pessimism             -0.215    -0.555    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.066    -0.489    u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.627    -0.565    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.268    u_hdmi_ctrl/par_to_ser_inst1/cnt_reg_n_0_[1]
    SLICE_X111Y79        LUT3 (Prop_lut3_I0_O)        0.042    -0.226 r  u_hdmi_ctrl/par_to_ser_inst1/cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.226    u_hdmi_ctrl/par_to_ser_inst1/cnt[2]_i_1__3_n_0
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.897    -0.336    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[2]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.107    -0.458    u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.624    -0.568    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.251    u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg_n_0_[1]
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[0]/C
                         clock pessimism             -0.228    -0.568    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.070    -0.498    u_hdmi_ctrl/par_to_ser_inst3/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.624    -0.568    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.251    u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg_n_0_[1]
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    SLICE_X113Y73        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[0]/C
                         clock pessimism             -0.228    -0.568    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.070    -0.498    u_hdmi_ctrl/par_to_ser_inst3/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.259%)  route 0.145ns (36.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.630    -0.562    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.145    -0.270    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg_n_0_[4]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.101    -0.169 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.899    -0.334    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism             -0.215    -0.549    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.131    -0.418    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.627    -0.565    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.268    u_hdmi_ctrl/par_to_ser_inst1/cnt_reg_n_0_[1]
    SLICE_X111Y79        LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  u_hdmi_ctrl/par_to_ser_inst1/cnt[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.223    u_hdmi_ctrl/par_to_ser_inst1/cnt[1]_i_1__3_n_0
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.897    -0.336    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.091    -0.474    u_hdmi_ctrl/par_to_ser_inst1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.305%)  route 0.208ns (52.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X110Y71        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[1]/Q
                         net (fo=1, routed)           0.208    -0.217    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg_n_0_[1]
    SLICE_X110Y69        LUT3 (Prop_lut3_I2_O)        0.046    -0.171 r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[0]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X110Y69        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/C
                         clock pessimism             -0.215    -0.550    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.107    -0.443    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.628    -0.564    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.140    -0.297    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg_n_0_[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.098    -0.199 r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.229    -0.564    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.092    -0.472    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.888%)  route 0.155ns (38.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.629    -0.563    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.148    -0.415 r  u_hdmi_ctrl/par_to_ser_inst2/cnt_reg[2]/Q
                         net (fo=13, routed)          0.155    -0.261    u_hdmi_ctrl/par_to_ser_inst2/p_4_in
    SLICE_X112Y81        LUT3 (Prop_lut3_I1_O)        0.103    -0.158 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.899    -0.334    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.229    -0.563    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.131    -0.432    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  u_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y70    u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y80    u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y84    u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y72    u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y69   u_hdmi_ctrl/par_to_ser_inst0/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y72   u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_clk_wiz_0
  To Clock:  clk_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst2/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.642ns (29.112%)  route 1.563ns (70.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 3.004 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.350    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X112Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518    -1.832 r  u_hdmi_ctrl/encoder_inst2/data_out_reg[9]/Q
                         net (fo=1, routed)           1.563    -0.268    u_hdmi_ctrl/par_to_ser_inst2/Q[3]
    SLICE_X112Y82        LUT2 (Prop_lut2_I1_O)        0.124    -0.144 r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    u_hdmi_ctrl/par_to_ser_inst2/data_fall_s[4]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.678     3.004    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[4]/C
                         clock pessimism             -0.702     2.302    
                         clock uncertainty           -0.228     2.074    
    SLICE_X112Y82        FDRE (Setup_fdre_C_D)        0.079     2.153    u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          2.153    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst0/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.671ns (31.014%)  route 1.493ns (68.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.848    -2.355    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X112Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDCE (Prop_fdce_C_Q)         0.518    -1.837 r  u_hdmi_ctrl/encoder_inst0/data_out_reg[8]/Q
                         net (fo=1, routed)           1.493    -0.344    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[4]_0[8]
    SLICE_X111Y72        LUT2 (Prop_lut2_I1_O)        0.153    -0.191 r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[4]_i_1_n_0
    SLICE_X111Y72        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.672     2.998    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X111Y72        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[4]/C
                         clock pessimism             -0.702     2.296    
                         clock uncertainty           -0.228     2.068    
    SLICE_X111Y72        FDRE (Setup_fdre_C_D)        0.075     2.143    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          2.143    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.608ns (28.308%)  route 1.540ns (71.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 3.001 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.847    -2.356    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.900 r  u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/Q
                         net (fo=1, routed)           1.540    -0.360    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[4]_0[0]
    SLICE_X110Y69        LUT3 (Prop_lut3_I0_O)        0.152    -0.208 r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[0]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     3.001    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X110Y69        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/C
                         clock pessimism             -0.702     2.299    
                         clock uncertainty           -0.228     2.071    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)        0.075     2.146    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          2.146    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.606ns (28.378%)  route 1.529ns (71.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 3.001 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.350    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.456    -1.894 r  u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/Q
                         net (fo=1, routed)           1.529    -0.364    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[4]_0[3]
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.150    -0.214 r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[1]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     3.001    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[1]/C
                         clock pessimism             -0.702     2.299    
                         clock uncertainty           -0.228     2.071    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.075     2.146    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          2.146    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst1/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.734%)  route 1.511ns (72.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 3.001 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.852    -2.351    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y79        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.456    -1.895 r  u_hdmi_ctrl/encoder_inst1/data_out_reg[5]/Q
                         net (fo=1, routed)           1.511    -0.383    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[4]_0[5]
    SLICE_X111Y79        LUT3 (Prop_lut3_I0_O)        0.124    -0.259 r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[2]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     3.001    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[2]/C
                         clock pessimism             -0.702     2.299    
                         clock uncertainty           -0.228     2.071    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.031     2.102    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          2.102    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.774ns (36.197%)  route 1.364ns (63.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 3.002 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.350    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X112Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478    -1.872 r  u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/Q
                         net (fo=3, routed)           1.364    -0.507    u_hdmi_ctrl/par_to_ser_inst2/Q[1]
    SLICE_X112Y81        LUT3 (Prop_lut3_I0_O)        0.296    -0.211 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.676     3.002    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.702     2.300    
                         clock uncertainty           -0.228     2.072    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.079     2.151    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.803ns (37.051%)  route 1.364ns (62.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 3.002 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.350    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X112Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478    -1.872 r  u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/Q
                         net (fo=3, routed)           1.364    -0.507    u_hdmi_ctrl/par_to_ser_inst2/Q[1]
    SLICE_X112Y81        LUT3 (Prop_lut3_I0_O)        0.325    -0.182 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.676     3.002    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.702     2.300    
                         clock uncertainty           -0.228     2.072    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.118     2.190    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst2/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.564%)  route 1.458ns (69.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 3.004 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.350    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X112Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518    -1.832 r  u_hdmi_ctrl/encoder_inst2/data_out_reg[0]/Q
                         net (fo=5, routed)           1.458    -0.373    u_hdmi_ctrl/par_to_ser_inst2/Q[0]
    SLICE_X112Y82        LUT3 (Prop_lut3_I0_O)        0.124    -0.249 r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u_hdmi_ctrl/par_to_ser_inst2/data_fall_s[3]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.678     3.004    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[3]/C
                         clock pessimism             -0.702     2.302    
                         clock uncertainty           -0.228     2.074    
    SLICE_X112Y82        FDRE (Setup_fdre_C_D)        0.079     2.153    u_hdmi_ctrl/par_to_ser_inst2/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          2.153    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst0/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.606ns (29.039%)  route 1.481ns (70.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.848    -2.355    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDCE (Prop_fdce_C_Q)         0.456    -1.899 r  u_hdmi_ctrl/encoder_inst0/data_out_reg[3]/Q
                         net (fo=1, routed)           1.481    -0.418    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[4]_0[3]
    SLICE_X111Y72        LUT3 (Prop_lut3_I0_O)        0.150    -0.268 r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s[1]_i_1_n_0
    SLICE_X111Y72        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.672     2.998    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X111Y72        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]/C
                         clock pessimism             -0.702     2.296    
                         clock uncertainty           -0.228     2.068    
    SLICE_X111Y72        FDRE (Setup_fdre_C_D)        0.075     2.143    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          2.143    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_clk_wiz_0 rise@5.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.798ns (37.730%)  route 1.317ns (62.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 3.002 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.350    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X112Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.478    -1.872 r  u_hdmi_ctrl/encoder_inst2/data_out_reg[2]/Q
                         net (fo=3, routed)           1.317    -0.555    u_hdmi_ctrl/par_to_ser_inst2/Q[1]
    SLICE_X112Y81        LUT3 (Prop_lut3_I0_O)        0.320    -0.235 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.676     3.002    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y81        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism             -0.702     2.300    
                         clock uncertainty           -0.228     2.072    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.118     2.190    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.185ns (23.834%)  route 0.591ns (76.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.629    -0.563    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X111Y81        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  u_hdmi_ctrl/encoder_inst1/data_out_reg[8]/Q
                         net (fo=1, routed)           0.591     0.169    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[4]_0[8]
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.044     0.213 r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.213    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[4]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[4]/C
                         clock pessimism              0.092    -0.243    
                         clock uncertainty            0.228    -0.015    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.107     0.092    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst0/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.840%)  route 0.594ns (76.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.624    -0.568    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X111Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  u_hdmi_ctrl/encoder_inst0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.594     0.167    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[4]_0[7]
    SLICE_X111Y72        LUT3 (Prop_lut3_I0_O)        0.045     0.212 r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.212    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s[3]_i_1_n_0
    SLICE_X111Y72        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.895    -0.338    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X111Y72        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[3]/C
                         clock pessimism              0.092    -0.246    
                         clock uncertainty            0.228    -0.018    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.107     0.089    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.184ns (23.546%)  route 0.597ns (76.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.627    -0.565    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y79        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_hdmi_ctrl/encoder_inst1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.597     0.173    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[4]_0[7]
    SLICE_X111Y79        LUT3 (Prop_lut3_I0_O)        0.043     0.216 r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.216    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.897    -0.336    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y79        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism              0.092    -0.244    
                         clock uncertainty            0.228    -0.016    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.107     0.091    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.231ns (28.629%)  route 0.576ns (71.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.629    -0.563    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X111Y81        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.435 r  u_hdmi_ctrl/encoder_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           0.576     0.141    u_hdmi_ctrl/par_to_ser_inst2/Q[2]
    SLICE_X112Y82        LUT2 (Prop_lut2_I1_O)        0.103     0.244 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.244    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.900    -0.333    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism              0.092    -0.241    
                         clock uncertainty            0.228    -0.013    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.131     0.118    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.189ns (24.102%)  route 0.595ns (75.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.628    -0.564    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/Q
                         net (fo=1, routed)           0.595     0.172    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[4]_0[0]
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.048     0.220 r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.220    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[0]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[0]/C
                         clock pessimism              0.092    -0.243    
                         clock uncertainty            0.228    -0.015    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.107     0.092    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.988%)  route 0.589ns (76.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.628    -0.564    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_hdmi_ctrl/encoder_inst1/data_out_reg[1]/Q
                         net (fo=1, routed)           0.589     0.166    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[4]_0[1]
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.045     0.211 r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.211    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s[0]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[0]/C
                         clock pessimism              0.092    -0.243    
                         clock uncertainty            0.228    -0.015    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.092     0.077    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.185ns (23.131%)  route 0.615ns (76.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.624    -0.568    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y73        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  u_hdmi_ctrl/encoder_inst0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.615     0.188    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[4]_0[0]
    SLICE_X110Y69        LUT3 (Prop_lut3_I0_O)        0.044     0.232 r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.232    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[0]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X110Y69        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]/C
                         clock pessimism              0.092    -0.243    
                         clock uncertainty            0.228    -0.015    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.107     0.092    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst1/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.671%)  route 0.600ns (76.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.628    -0.564    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_hdmi_ctrl/encoder_inst1/data_out_reg[2]/Q
                         net (fo=1, routed)           0.600     0.177    u_hdmi_ctrl/par_to_ser_inst1/data_fall_s_reg[4]_0[2]
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    SLICE_X111Y80        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism              0.092    -0.243    
                         clock uncertainty            0.228    -0.015    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.092     0.077    u_hdmi_ctrl/par_to_ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst0/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.184ns (23.001%)  route 0.616ns (76.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.627    -0.565    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_hdmi_ctrl/encoder_inst0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.616     0.192    u_hdmi_ctrl/par_to_ser_inst0/data_fall_s_reg[4]_0[4]
    SLICE_X110Y71        LUT3 (Prop_lut3_I0_O)        0.043     0.235 r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.235    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s[2]_i_1_n_0
    SLICE_X110Y71        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.896    -0.337    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    SLICE_X110Y71        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[2]/C
                         clock pessimism              0.092    -0.245    
                         clock uncertainty            0.228    -0.017    
    SLICE_X110Y71        FDRE (Hold_fdre_C_D)         0.107     0.090    u_hdmi_ctrl/par_to_ser_inst0/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_hdmi_ctrl/encoder_inst2/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.210ns (25.374%)  route 0.618ns (74.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.628    -0.564    u_hdmi_ctrl/encoder_inst2/CLK
    SLICE_X112Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  u_hdmi_ctrl/encoder_inst2/data_out_reg[0]/Q
                         net (fo=5, routed)           0.618     0.217    u_hdmi_ctrl/par_to_ser_inst2/Q[0]
    SLICE_X112Y82        LUT3 (Prop_lut3_I0_O)        0.046     0.263 r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.263    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.900    -0.333    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    SLICE_X112Y82        FDRE                                         r  u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[0]/C
                         clock pessimism              0.092    -0.241    
                         clock uncertainty            0.228    -0.013    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.131     0.118    u_hdmi_ctrl/par_to_ser_inst2/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.145    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 1.140ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893     2.160    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.204     2.364 r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.365    u_hdmi_ctrl/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_OB)    0.936     3.301 r  u_hdmi_ctrl/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     3.301    tmds_clk_n
    N20                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.140ns  (logic 1.139ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893     2.160    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.204     2.364 r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.365    u_hdmi_ctrl/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_O)     0.935     3.300 r  u_hdmi_ctrl/OBUFDS_inst3/O
                         net (fo=0)                   0.000     3.300    tmds_clk_p
    N19                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.131ns  (logic 1.130ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898     2.165    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.204     2.369 r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.370    u_hdmi_ctrl/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_OB)    0.926     3.296 r  u_hdmi_ctrl/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     3.296    tmds_data_n[2]
    J22                                                               r  tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 1.133ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    u_hdmi_ctrl/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_OB)    0.929     3.295 r  u_hdmi_ctrl/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     3.295    tmds_data_n[0]
    M22                                                               r  tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 1.129ns (99.912%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898     2.165    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.204     2.369 r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.370    u_hdmi_ctrl/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_O)     0.925     3.295 r  u_hdmi_ctrl/OBUFDS_inst2/O
                         net (fo=0)                   0.000     3.295    tmds_data_p[2]
    J21                                                               r  tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 1.132ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    u_hdmi_ctrl/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_O)     0.928     3.294 r  u_hdmi_ctrl/OBUFDS_inst0/O
                         net (fo=0)                   0.000     3.294    tmds_data_p[0]
    M21                                                               r  tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.115ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    u_hdmi_ctrl/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_OB)    0.911     3.277 r  u_hdmi_ctrl/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     3.277    tmds_data_n[1]
    L22                                                               r  tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.114ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         f  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    u_hdmi_ctrl/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_O)     0.910     3.276 r  u_hdmi_ctrl/OBUFDS_inst1/O
                         net (fo=0)                   0.000     3.276    tmds_data_p[1]
    L21                                                               r  tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 2.117ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    u_hdmi_ctrl/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_O)     1.706     0.098 r  u_hdmi_ctrl/OBUFDS_inst1/O
                         net (fo=0)                   0.000     0.098    tmds_data_p[1]
    L21                                                               r  tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.119ns  (logic 2.118ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    u_hdmi_ctrl/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  u_hdmi_ctrl/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    u_hdmi_ctrl/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_OB)    1.707     0.099 r  u_hdmi_ctrl/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     0.099    tmds_data_n[1]
    L22                                                               r  tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    u_hdmi_ctrl/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_O)     1.724     0.116 r  u_hdmi_ctrl/OBUFDS_inst0/O
                         net (fo=0)                   0.000     0.116    tmds_data_p[0]
    M21                                                               r  tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.133ns  (logic 2.132ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657    -2.016    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    -1.605 r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.604    u_hdmi_ctrl/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_O)     1.721     0.116 r  u_hdmi_ctrl/OBUFDS_inst2/O
                         net (fo=0)                   0.000     0.116    tmds_data_p[2]
    J21                                                               r  tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.137ns  (logic 2.136ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    u_hdmi_ctrl/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  u_hdmi_ctrl/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    u_hdmi_ctrl/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_OB)    1.725     0.117 r  u_hdmi_ctrl/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     0.117    tmds_data_n[0]
    M22                                                               r  tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 2.133ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657    -2.016    u_hdmi_ctrl/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    -1.605 r  u_hdmi_ctrl/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.604    u_hdmi_ctrl/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_OB)    1.722     0.117 r  u_hdmi_ctrl/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     0.117    tmds_data_n[2]
    J22                                                               r  tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.143ns  (logic 2.142ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652    -2.021    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.411    -1.610 r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.609    u_hdmi_ctrl/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_O)     1.731     0.122 r  u_hdmi_ctrl/OBUFDS_inst3/O
                         net (fo=0)                   0.000     0.122    tmds_clk_p
    N19                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.144ns  (logic 2.143ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_5x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652    -2.021    u_hdmi_ctrl/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.411    -1.610 r  u_hdmi_ctrl/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.609    u_hdmi_ctrl/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_OB)    1.732     0.123 r  u_hdmi_ctrl/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     0.123    tmds_clk_n
    N20                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    M19                                               0.000    10.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392    10.392 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727     8.146 f  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.592     8.738    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.767 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.864     9.631    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.091ns (2.654%)  route 3.338ns (97.346%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.056    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  u_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_clk_wiz_0

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 1.578ns (30.012%)  route 3.680ns (69.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.152     5.258    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X110Y70        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.675    -1.999    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 1.578ns (30.012%)  route 3.680ns (69.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.152     5.258    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X110Y70        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.675    -1.999    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 1.578ns (30.012%)  route 3.680ns (69.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.152     5.258    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X110Y70        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.675    -1.999    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 1.578ns (30.012%)  route 3.680ns (69.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.152     5.258    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X110Y70        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.675    -1.999    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X110Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/q_m_reg_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.162ns  (logic 1.578ns (30.572%)  route 3.584ns (69.428%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.056     5.162    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X111Y71        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.674    -2.000    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X111Y71        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.578ns (30.763%)  route 3.552ns (69.237%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.024     5.130    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X112Y72        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/data_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    -2.002    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X112Y72        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/data_out_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_vga_ctrl/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.578ns (30.786%)  route 3.548ns (69.214%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.020     5.126    u_vga_ctrl/de_reg_0
    SLICE_X106Y73        FDCE                                         f  u_vga_ctrl/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.668    -2.006    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_vga_ctrl/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.578ns (30.786%)  route 3.548ns (69.214%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         2.020     5.126    u_vga_ctrl/de_reg_0
    SLICE_X106Y73        FDCE                                         f  u_vga_ctrl/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.668    -2.006    u_vga_ctrl/clk_1x
    SLICE_X106Y73        FDCE                                         r  u_vga_ctrl/h_count_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.994ns  (logic 1.578ns (31.596%)  route 3.416ns (68.404%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         1.888     4.994    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X109Y70        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    -2.002    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X109Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_hdmi_ctrl/encoder_inst0/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.994ns  (logic 1.578ns (31.596%)  route 3.416ns (68.404%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.528     2.982    u_hdmi_ctrl/encoder_inst0/sys_rst_n_IBUF
    SLICE_X110Y81        LUT2 (Prop_lut2_I1_O)        0.124     3.106 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         1.888     4.994    u_hdmi_ctrl/encoder_inst0/sys_rst_n
    SLICE_X108Y70        FDCE                                         f  u_hdmi_ctrl/encoder_inst0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    -2.002    u_hdmi_ctrl/encoder_inst0/CLK
    SLICE_X108Y70        FDCE                                         r  u_hdmi_ctrl/encoder_inst0/cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_vga_ctrl/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.435%)  route 0.654ns (93.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.654     0.654    u_vga_ctrl/locked
    SLICE_X108Y76        LUT5 (Prop_lut5_I3_O)        0.045     0.699 r  u_vga_ctrl/hsync_i_1/O
                         net (fo=1, routed)           0.000     0.699    u_vga_ctrl/hsync_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  u_vga_ctrl/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.890    -0.343    u_vga_ctrl/clk_1x
    SLICE_X108Y76        FDRE                                         r  u_vga_ctrl/hsync_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.157     0.888    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X110Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/data_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.157     0.888    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X110Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/data_out_reg[2]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.157     0.888    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X110Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.157     0.888    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X110Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/data_out_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.157     0.888    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X110Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.157     0.888    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X110Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898    -0.335    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X110Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_vga_ctrl/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.045ns (4.882%)  route 0.877ns (95.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.877     0.877    u_vga_ctrl/locked
    SLICE_X108Y74        LUT5 (Prop_lut5_I3_O)        0.045     0.922 r  u_vga_ctrl/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.922    u_vga_ctrl/vsync_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  u_vga_ctrl/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.889    -0.344    u_vga_ctrl/clk_1x
    SLICE_X108Y74        FDRE                                         r  u_vga_ctrl/vsync_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/q_m_n0_reg[1]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.045ns (4.728%)  route 0.907ns (95.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.220     0.952    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X108Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/q_m_n0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.895    -0.338    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X108Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/q_m_n0_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_hdmi_ctrl/encoder_inst1/q_m_n0_reg[2]/CLR
                            (removal check against rising-edge clock clk_1x_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.045ns (4.728%)  route 0.907ns (95.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  u_clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=3, routed)           0.687     0.687    u_hdmi_ctrl/encoder_inst0/locked
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.045     0.732 f  u_hdmi_ctrl/encoder_inst0/pix_data_req_i_2/O
                         net (fo=123, routed)         0.220     0.952    u_hdmi_ctrl/encoder_inst1/q_m_reg_reg[8]_0
    SLICE_X108Y80        FDCE                                         f  u_hdmi_ctrl/encoder_inst1/q_m_n0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  u_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    u_clk_wiz_0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.895    -0.338    u_hdmi_ctrl/encoder_inst1/CLK
    SLICE_X108Y80        FDCE                                         r  u_hdmi_ctrl/encoder_inst1/q_m_n0_reg[2]/C





