## GATE NOT
## RAILS
VCC 1 ; GND 4
## INPUTS
2 
## OUTPUTS
3
## NETLIST
U1 PMOS 2 1 3
U2 NMOS 2 3 4
## END_GATE

## GATE OR_2
## RAILS
VCC 1 ; GND 5
## INPUTS
6 ; 7
## OUTPUTS
4
## NETLIST
U1 PMOS 6 1 2
U2 PMOS 7 2 3
U3 NMOS 7 3 5
U4 NMOS 6 3 5
U5 PMOS 3 1 4
U6 NMOS 3 4 5
## END_GATE

## GATE AND_2
## RAILS
VCC 1 ; GND 4
## INPUTS
5 ; 6
## OUTPUTS
7
## NETLIST
U1 PMOS 5 1 2
U2 PMOS 6 1 2
U3 NMOS 5 2 3
U4 NMOS 6 3 4
U5 PMOS 2 1 7
U6 NMOS 2 7 4
## END_GATE

## GATE XOR_2
## RAILS
GND 7 ; VCC 1
## INPUTS
12 ; 13
## OUTPUTS
4
## NETLIST
U1 PMOS 12 1 2
U2 PMOS 9 1 3
U3 PMOS 8 2 4
U4 PMOS 13 3 4
U5 NMOS 12 4 5
U6 NMOS 10 4 6
U7 NMOS 13 5 7
U8 NMOS 11 6 7
U9 PMOS 13 1 8
U10 NMOS 13 8 7
U11 PMOS 12 1 9
U12 NMOS 12 9 7
U13 PMOS 12 1 10
U14 NMOS 12 10 7
U15 PMOS 13 1 11
U16 NMOS 13 11 7
## END_GATE

## GATE NAND_2
## RAILS
VCC 1 ; GND 4
## INPUTS
5 ; 6
## OUTPUTS
2
## NETLIST
U1 PMOS 5 1 2
U2 PMOS 6 1 2
U3 NMOS 5 2 3
U4 NMOS 6 3 4
## END_GATE

## GATE NOR_2
## RAILS
VCC 1 ; GND 6
## INPUTS
2 ; 3
## OUTPUTS
5
## NETLIST
U1 PMOS 2 1 4
U2 PMOS 3 4 5
U3 NMOS 2 5 6
U4 NMOS 3 5 6
## END_GATE

## END_LIBRARY