[10:51:41.254] <TB2>     INFO: *** Welcome to pxar ***
[10:51:41.254] <TB2>     INFO: *** Today: 2016/03/29
[10:51:41.261] <TB2>     INFO: *** Version: b2a7-dirty
[10:51:41.261] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C15.dat
[10:51:41.262] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:51:41.262] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//defaultMaskFile.dat
[10:51:41.262] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters_C15.dat
[10:51:41.338] <TB2>     INFO:         clk: 4
[10:51:41.338] <TB2>     INFO:         ctr: 4
[10:51:41.338] <TB2>     INFO:         sda: 19
[10:51:41.338] <TB2>     INFO:         tin: 9
[10:51:41.338] <TB2>     INFO:         level: 15
[10:51:41.338] <TB2>     INFO:         triggerdelay: 0
[10:51:41.338] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:51:41.338] <TB2>     INFO: Log level: DEBUG
[10:51:41.348] <TB2>     INFO: Found DTB DTB_WWXLHF
[10:51:41.356] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[10:51:41.360] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[10:51:41.363] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[10:51:42.922] <TB2>     INFO: DUT info: 
[10:51:42.922] <TB2>     INFO: The DUT currently contains the following objects:
[10:51:42.922] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:51:42.922] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[10:51:42.922] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[10:51:42.922] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:51:42.922] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.922] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:51:42.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:51:42.924] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:51:42.925] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:51:42.933] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31096832
[10:51:42.933] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xdc7f90
[10:51:42.934] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd3c770
[10:51:42.934] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5369d94010
[10:51:42.934] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f536ffff510
[10:51:42.934] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31162368 fPxarMemory = 0x7f5369d94010
[10:51:42.937] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 353.7mA
[10:51:42.938] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[10:51:42.938] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[10:51:42.938] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:51:43.339] <TB2>     INFO: enter 'restricted' command line mode
[10:51:43.339] <TB2>     INFO: enter test to run
[10:51:43.339] <TB2>     INFO:   test: FPIXTest no parameter change
[10:51:43.339] <TB2>     INFO:   running: fpixtest
[10:51:43.339] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:51:43.341] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:51:43.341] <TB2>     INFO: ######################################################################
[10:51:43.341] <TB2>     INFO: PixTestFPIXTest::doTest()
[10:51:43.341] <TB2>     INFO: ######################################################################
[10:51:43.345] <TB2>     INFO: ######################################################################
[10:51:43.345] <TB2>     INFO: PixTestPretest::doTest()
[10:51:43.345] <TB2>     INFO: ######################################################################
[10:51:43.347] <TB2>     INFO:    ----------------------------------------------------------------------
[10:51:43.348] <TB2>     INFO:    PixTestPretest::programROC() 
[10:51:43.348] <TB2>     INFO:    ----------------------------------------------------------------------
[10:52:01.363] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:52:01.363] <TB2>     INFO: IA differences per ROC:  16.1 15.3 16.9 18.5 16.9 16.9 18.5 17.7 19.3 17.7 16.1 18.5 16.9 16.9 16.9 17.7
[10:52:01.438] <TB2>     INFO:    ----------------------------------------------------------------------
[10:52:01.438] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:52:01.438] <TB2>     INFO:    ----------------------------------------------------------------------
[10:52:01.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.0312 mA
[10:52:01.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.9688 mA
[10:52:01.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  90 Ia 24.3688 mA
[10:52:01.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  89 Ia 23.5687 mA
[10:52:01.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  92 Ia 24.3688 mA
[10:52:02.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  91 Ia 24.3688 mA
[10:52:02.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  90 Ia 24.3688 mA
[10:52:02.246] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  89 Ia 24.3688 mA
[10:52:02.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  88 Ia 23.5687 mA
[10:52:02.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  91 Ia 24.3688 mA
[10:52:02.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  90 Ia 24.3688 mA
[10:52:02.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  89 Ia 23.5687 mA
[10:52:02.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  92 Ia 24.3688 mA
[10:52:02.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.1688 mA
[10:52:02.953] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  95 Ia 24.3688 mA
[10:52:03.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  94 Ia 23.5687 mA
[10:52:03.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  97 Ia 25.1688 mA
[10:52:03.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  91 Ia 23.5687 mA
[10:52:03.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 23.5687 mA
[10:52:03.457] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  97 Ia 24.3688 mA
[10:52:03.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  96 Ia 24.3688 mA
[10:52:03.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  95 Ia 24.3688 mA
[10:52:03.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  94 Ia 24.3688 mA
[10:52:03.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  93 Ia 23.5687 mA
[10:52:03.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  96 Ia 24.3688 mA
[10:52:04.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.9688 mA
[10:52:04.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  90 Ia 24.3688 mA
[10:52:04.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  89 Ia 24.3688 mA
[10:52:04.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  88 Ia 23.5687 mA
[10:52:04.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  91 Ia 24.3688 mA
[10:52:04.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  90 Ia 24.3688 mA
[10:52:04.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  89 Ia 24.3688 mA
[10:52:04.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  88 Ia 24.3688 mA
[10:52:04.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 24.3688 mA
[10:52:04.970] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  86 Ia 24.3688 mA
[10:52:05.071] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  85 Ia 23.5687 mA
[10:52:05.171] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  88 Ia 23.5687 mA
[10:52:05.272] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.5687 mA
[10:52:05.373] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  81 Ia 24.3688 mA
[10:52:05.474] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 24.3688 mA
[10:52:05.575] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  79 Ia 23.5687 mA
[10:52:05.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  82 Ia 24.3688 mA
[10:52:05.776] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  81 Ia 24.3688 mA
[10:52:05.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 24.3688 mA
[10:52:05.978] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  79 Ia 23.5687 mA
[10:52:06.079] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 24.3688 mA
[10:52:06.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  81 Ia 24.3688 mA
[10:52:06.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  80 Ia 24.3688 mA
[10:52:06.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 23.5687 mA
[10:52:06.482] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.9688 mA
[10:52:06.583] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  90 Ia 25.1688 mA
[10:52:06.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  84 Ia 23.5687 mA
[10:52:06.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  87 Ia 24.3688 mA
[10:52:06.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  86 Ia 24.3688 mA
[10:52:06.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.3688 mA
[10:52:07.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  84 Ia 23.5687 mA
[10:52:07.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  87 Ia 24.3688 mA
[10:52:07.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  86 Ia 24.3688 mA
[10:52:07.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.5687 mA
[10:52:07.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  88 Ia 24.3688 mA
[10:52:07.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  87 Ia 24.3688 mA
[10:52:07.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.9688 mA
[10:52:07.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  90 Ia 25.1688 mA
[10:52:07.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  84 Ia 23.5687 mA
[10:52:07.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  87 Ia 24.3688 mA
[10:52:08.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  86 Ia 24.3688 mA
[10:52:08.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 23.5687 mA
[10:52:08.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  88 Ia 24.3688 mA
[10:52:08.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  87 Ia 24.3688 mA
[10:52:08.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  86 Ia 24.3688 mA
[10:52:08.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 24.3688 mA
[10:52:08.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  84 Ia 23.5687 mA
[10:52:08.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  87 Ia 24.3688 mA
[10:52:08.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.5687 mA
[10:52:09.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  81 Ia 24.3688 mA
[10:52:09.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.3688 mA
[10:52:09.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  79 Ia 23.5687 mA
[10:52:09.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  82 Ia 24.3688 mA
[10:52:09.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  81 Ia 24.3688 mA
[10:52:09.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 24.3688 mA
[10:52:09.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  79 Ia 24.3688 mA
[10:52:09.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 23.5687 mA
[10:52:09.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  81 Ia 24.3688 mA
[10:52:09.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  80 Ia 24.3688 mA
[10:52:10.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  79 Ia 23.5687 mA
[10:52:10.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.7687 mA
[10:52:10.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 24.3688 mA
[10:52:10.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  84 Ia 23.5687 mA
[10:52:10.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  87 Ia 24.3688 mA
[10:52:10.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  86 Ia 24.3688 mA
[10:52:10.615] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.3688 mA
[10:52:10.716] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  84 Ia 23.5687 mA
[10:52:10.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  87 Ia 24.3688 mA
[10:52:10.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  86 Ia 24.3688 mA
[10:52:11.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 24.3688 mA
[10:52:11.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  84 Ia 24.3688 mA
[10:52:11.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  83 Ia 24.3688 mA
[10:52:11.321] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.5687 mA
[10:52:11.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  81 Ia 25.1688 mA
[10:52:11.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  75 Ia 22.7687 mA
[10:52:11.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 25.1688 mA
[10:52:11.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 23.5687 mA
[10:52:11.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  79 Ia 24.3688 mA
[10:52:11.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 24.3688 mA
[10:52:12.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  77 Ia 23.5687 mA
[10:52:12.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  80 Ia 25.1688 mA
[10:52:12.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  74 Ia 22.7687 mA
[10:52:12.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 25.1688 mA
[10:52:12.429] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  75 Ia 23.5687 mA
[10:52:12.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.7687 mA
[10:52:12.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 25.1688 mA
[10:52:12.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.5687 mA
[10:52:12.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 24.3688 mA
[10:52:12.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 23.5687 mA
[10:52:13.035] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 25.1688 mA
[10:52:13.135] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 22.7687 mA
[10:52:13.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 25.1688 mA
[10:52:13.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.5687 mA
[10:52:13.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  82 Ia 24.3688 mA
[10:52:13.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 24.3688 mA
[10:52:13.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 23.5687 mA
[10:52:13.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.1688 mA
[10:52:13.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  95 Ia 24.3688 mA
[10:52:13.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  94 Ia 24.3688 mA
[10:52:14.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  93 Ia 24.3688 mA
[10:52:14.142] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  92 Ia 23.5687 mA
[10:52:14.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  95 Ia 24.3688 mA
[10:52:14.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  94 Ia 24.3688 mA
[10:52:14.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  93 Ia 24.3688 mA
[10:52:14.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  92 Ia 24.3688 mA
[10:52:14.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  91 Ia 23.5687 mA
[10:52:14.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  94 Ia 24.3688 mA
[10:52:14.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  93 Ia 24.3688 mA
[10:52:14.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.7687 mA
[10:52:15.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 25.1688 mA
[10:52:15.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 23.5687 mA
[10:52:15.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 24.3688 mA
[10:52:15.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  81 Ia 24.3688 mA
[10:52:15.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 23.5687 mA
[10:52:15.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  83 Ia 25.1688 mA
[10:52:15.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  77 Ia 22.7687 mA
[10:52:15.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 24.3688 mA
[10:52:15.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  83 Ia 24.3688 mA
[10:52:15.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  82 Ia 24.3688 mA
[10:52:16.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  81 Ia 24.3688 mA
[10:52:16.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.9688 mA
[10:52:16.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  90 Ia 25.1688 mA
[10:52:16.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  84 Ia 23.5687 mA
[10:52:16.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  87 Ia 24.3688 mA
[10:52:16.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  86 Ia 24.3688 mA
[10:52:16.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 24.3688 mA
[10:52:16.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  84 Ia 23.5687 mA
[10:52:16.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  87 Ia 24.3688 mA
[10:52:16.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  86 Ia 24.3688 mA
[10:52:17.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 23.5687 mA
[10:52:17.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  88 Ia 24.3688 mA
[10:52:17.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  87 Ia 24.3688 mA
[10:52:17.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.9688 mA
[10:52:17.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  90 Ia 25.1688 mA
[10:52:17.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  84 Ia 23.5687 mA
[10:52:17.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  87 Ia 24.3688 mA
[10:52:17.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  86 Ia 24.3688 mA
[10:52:17.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 24.3688 mA
[10:52:17.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  84 Ia 23.5687 mA
[10:52:18.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  87 Ia 24.3688 mA
[10:52:18.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  86 Ia 24.3688 mA
[10:52:18.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 23.5687 mA
[10:52:18.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  88 Ia 24.3688 mA
[10:52:18.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  87 Ia 24.3688 mA
[10:52:18.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.1688 mA
[10:52:18.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  95 Ia 25.1688 mA
[10:52:18.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  89 Ia 23.5687 mA
[10:52:18.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  92 Ia 24.3688 mA
[10:52:18.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  91 Ia 24.3688 mA
[10:52:19.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  90 Ia 23.5687 mA
[10:52:19.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  93 Ia 24.3688 mA
[10:52:19.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  92 Ia 24.3688 mA
[10:52:19.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  91 Ia 24.3688 mA
[10:52:19.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  90 Ia 24.3688 mA
[10:52:19.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  89 Ia 23.5687 mA
[10:52:19.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  92 Ia 24.3688 mA
[10:52:19.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.7687 mA
[10:52:19.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.3688 mA
[10:52:19.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  84 Ia 24.3688 mA
[10:52:20.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  83 Ia 23.5687 mA
[10:52:20.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  86 Ia 24.3688 mA
[10:52:20.293] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 24.3688 mA
[10:52:20.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  84 Ia 24.3688 mA
[10:52:20.494] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  83 Ia 23.5687 mA
[10:52:20.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  86 Ia 24.3688 mA
[10:52:20.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.3688 mA
[10:52:20.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  84 Ia 24.3688 mA
[10:52:20.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  83 Ia 24.3688 mA
[10:52:20.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  92
[10:52:20.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  96
[10:52:20.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[10:52:20.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[10:52:20.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  87
[10:52:20.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  87
[10:52:20.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[10:52:20.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  83
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  93
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  87
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  87
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  92
[10:52:20.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  83
[10:52:22.754] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[10:52:22.754] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  19.3  20.1  19.3  20.1  17.7  20.1  20.1  19.3  20.1  20.1  20.1  19.3
[10:52:22.784] <TB2>     INFO:    ----------------------------------------------------------------------
[10:52:22.784] <TB2>     INFO:    PixTestPretest::findTiming() 
[10:52:22.784] <TB2>     INFO:    ----------------------------------------------------------------------
[10:52:22.784] <TB2>     INFO: PixTestCmd::init()
[10:52:22.784] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[10:52:23.380] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[10:53:55.256] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[10:53:55.284] <TB2>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[10:53:55.284] <TB2>     INFO: (success/tries = 100/100), width = 5
[10:53:55.284] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[10:53:55.284] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[10:53:55.284] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[10:53:55.284] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[10:53:55.284] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[10:53:55.287] <TB2>     INFO:    ----------------------------------------------------------------------
[10:53:55.287] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[10:53:55.287] <TB2>     INFO:    ----------------------------------------------------------------------
[10:53:55.426] <TB2>     INFO: Expecting 231680 events.
[10:54:00.037] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[10:54:00.040] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[10:54:02.668] <TB2>     INFO: 231680 events read in total (6527ms).
[10:54:02.674] <TB2>     INFO: Test took 7384ms.
[10:54:03.012] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 59
[10:54:03.016] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 58
[10:54:03.020] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 63
[10:54:03.024] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 103 and Delta(CalDel) = 59
[10:54:03.027] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 86 and Delta(CalDel) = 62
[10:54:03.031] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 63
[10:54:03.035] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 61
[10:54:03.038] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 80 and Delta(CalDel) = 62
[10:54:03.042] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 61
[10:54:03.045] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 61
[10:54:03.049] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 75 and Delta(CalDel) = 62
[10:54:03.053] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 60
[10:54:03.057] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 63
[10:54:03.061] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 74 and Delta(CalDel) = 62
[10:54:03.065] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 61
[10:54:03.069] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 63
[10:54:03.111] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:54:03.146] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:03.146] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:54:03.146] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:03.282] <TB2>     INFO: Expecting 231680 events.
[10:54:11.490] <TB2>     INFO: 231680 events read in total (7493ms).
[10:54:11.495] <TB2>     INFO: Test took 8345ms.
[10:54:11.519] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[10:54:11.832] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29.5
[10:54:11.836] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[10:54:11.840] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[10:54:11.843] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[10:54:11.847] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 31.5
[10:54:11.851] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 29.5
[10:54:11.856] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[10:54:11.859] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[10:54:11.863] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[10:54:11.866] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[10:54:11.870] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[10:54:11.874] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[10:54:11.878] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[10:54:11.882] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[10:54:11.886] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[10:54:11.923] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:54:11.923] <TB2>     INFO: CalDel:      126   114   145   128   140   158   139   142   144   141   142   136   138   141   142   138
[10:54:11.923] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:54:11.928] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C0.dat
[10:54:11.929] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C1.dat
[10:54:11.929] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C2.dat
[10:54:11.929] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C3.dat
[10:54:11.929] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C4.dat
[10:54:11.929] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C5.dat
[10:54:11.929] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C6.dat
[10:54:11.929] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C7.dat
[10:54:11.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C8.dat
[10:54:11.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C9.dat
[10:54:11.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C10.dat
[10:54:11.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C11.dat
[10:54:11.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C12.dat
[10:54:11.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C13.dat
[10:54:11.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C14.dat
[10:54:11.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters_C15.dat
[10:54:11.931] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:54:11.931] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:54:11.931] <TB2>     INFO: PixTestPretest::doTest() done, duration: 148 seconds
[10:54:11.931] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:54:11.989] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:54:11.989] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:54:11.992] <TB2>     INFO: ######################################################################
[10:54:11.992] <TB2>     INFO: PixTestAlive::doTest()
[10:54:11.992] <TB2>     INFO: ######################################################################
[10:54:11.996] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:11.996] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:54:11.996] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:11.997] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:54:12.348] <TB2>     INFO: Expecting 41600 events.
[10:54:16.461] <TB2>     INFO: 41600 events read in total (3399ms).
[10:54:16.462] <TB2>     INFO: Test took 4465ms.
[10:54:16.470] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:16.470] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[10:54:16.470] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:54:16.847] <TB2>     INFO: PixTestAlive::aliveTest() done
[10:54:16.847] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    1    0    0    0    0    1    0    0    0    0    0
[10:54:16.847] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    1    0    0    0    0    1    0    0    0    0    0
[10:54:16.850] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:16.850] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:54:16.850] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:16.851] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:54:17.197] <TB2>     INFO: Expecting 41600 events.
[10:54:20.165] <TB2>     INFO: 41600 events read in total (2253ms).
[10:54:20.165] <TB2>     INFO: Test took 3314ms.
[10:54:20.165] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:20.165] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:54:20.165] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:54:20.166] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:54:20.570] <TB2>     INFO: PixTestAlive::maskTest() done
[10:54:20.570] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:54:20.573] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:20.573] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:54:20.573] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:20.575] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:54:20.927] <TB2>     INFO: Expecting 41600 events.
[10:54:25.013] <TB2>     INFO: 41600 events read in total (3371ms).
[10:54:25.014] <TB2>     INFO: Test took 4439ms.
[10:54:25.022] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:25.022] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[10:54:25.022] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:54:25.395] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[10:54:25.395] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:54:25.396] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:54:25.396] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:54:25.404] <TB2>     INFO: ######################################################################
[10:54:25.404] <TB2>     INFO: PixTestTrim::doTest()
[10:54:25.404] <TB2>     INFO: ######################################################################
[10:54:25.407] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:25.407] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:54:25.407] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:25.483] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:54:25.483] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:54:25.554] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:54:25.554] <TB2>     INFO:     run 1 of 1
[10:54:25.555] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:54:25.897] <TB2>     INFO: Expecting 5025280 events.
[10:55:10.787] <TB2>     INFO: 1386176 events read in total (44175ms).
[10:55:54.664] <TB2>     INFO: 2756904 events read in total (88052ms).
[10:56:39.118] <TB2>     INFO: 4138072 events read in total (132507ms).
[10:57:08.448] <TB2>     INFO: 5025280 events read in total (161836ms).
[10:57:08.494] <TB2>     INFO: Test took 162939ms.
[10:57:08.555] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:57:08.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:57:10.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:57:11.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:57:12.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:57:14.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:57:15.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:57:17.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:57:18.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:57:19.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:57:20.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:57:22.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:57:23.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:57:24.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:57:26.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:57:27.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:57:29.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:57:30.388] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276463616
[10:57:30.391] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1811 minThrLimit = 90.1481 minThrNLimit = 119.041 -> result = 90.1811 -> 90
[10:57:30.392] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.964 minThrLimit = 103.961 minThrNLimit = 129.393 -> result = 103.964 -> 103
[10:57:30.392] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.287 minThrLimit = 102.282 minThrNLimit = 128.229 -> result = 102.287 -> 102
[10:57:30.393] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.849 minThrLimit = 102.848 minThrNLimit = 134.503 -> result = 102.849 -> 102
[10:57:30.393] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5404 minThrLimit = 91.5391 minThrNLimit = 116.1 -> result = 91.5404 -> 91
[10:57:30.394] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5265 minThrLimit = 83.5127 minThrNLimit = 107.232 -> result = 83.5265 -> 83
[10:57:30.394] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.325 minThrLimit = 82.3107 minThrNLimit = 108.54 -> result = 82.325 -> 82
[10:57:30.394] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3042 minThrLimit = 87.2706 minThrNLimit = 107.41 -> result = 87.3042 -> 87
[10:57:30.395] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.5614 minThrLimit = 80.5596 minThrNLimit = 103.326 -> result = 80.5614 -> 80
[10:57:30.395] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3209 minThrLimit = 90.2584 minThrNLimit = 115.852 -> result = 90.3209 -> 90
[10:57:30.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3955 minThrLimit = 87.3648 minThrNLimit = 110.583 -> result = 87.3955 -> 87
[10:57:30.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9436 minThrLimit = 92.9272 minThrNLimit = 115.917 -> result = 92.9436 -> 92
[10:57:30.397] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.199 minThrLimit = 101.098 minThrNLimit = 123.515 -> result = 101.199 -> 101
[10:57:30.397] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7934 minThrLimit = 90.7779 minThrNLimit = 114.646 -> result = 90.7934 -> 90
[10:57:30.398] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7037 minThrLimit = 97.6776 minThrNLimit = 121.901 -> result = 97.7037 -> 97
[10:57:30.398] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.394 minThrLimit = 91.2976 minThrNLimit = 115.579 -> result = 91.394 -> 91
[10:57:30.398] <TB2>     INFO: ROC 0 VthrComp = 90
[10:57:30.398] <TB2>     INFO: ROC 1 VthrComp = 103
[10:57:30.398] <TB2>     INFO: ROC 2 VthrComp = 102
[10:57:30.398] <TB2>     INFO: ROC 3 VthrComp = 102
[10:57:30.399] <TB2>     INFO: ROC 4 VthrComp = 91
[10:57:30.400] <TB2>     INFO: ROC 5 VthrComp = 83
[10:57:30.400] <TB2>     INFO: ROC 6 VthrComp = 82
[10:57:30.400] <TB2>     INFO: ROC 7 VthrComp = 87
[10:57:30.400] <TB2>     INFO: ROC 8 VthrComp = 80
[10:57:30.400] <TB2>     INFO: ROC 9 VthrComp = 90
[10:57:30.401] <TB2>     INFO: ROC 10 VthrComp = 87
[10:57:30.401] <TB2>     INFO: ROC 11 VthrComp = 92
[10:57:30.401] <TB2>     INFO: ROC 12 VthrComp = 101
[10:57:30.402] <TB2>     INFO: ROC 13 VthrComp = 90
[10:57:30.402] <TB2>     INFO: ROC 14 VthrComp = 97
[10:57:30.402] <TB2>     INFO: ROC 15 VthrComp = 91
[10:57:30.403] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:57:30.403] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:57:30.422] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:57:30.422] <TB2>     INFO:     run 1 of 1
[10:57:30.422] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:57:30.768] <TB2>     INFO: Expecting 5025280 events.
[10:58:07.046] <TB2>     INFO: 882328 events read in total (35558ms).
[10:58:42.664] <TB2>     INFO: 1763504 events read in total (71176ms).
[10:59:18.272] <TB2>     INFO: 2643880 events read in total (106784ms).
[10:59:53.851] <TB2>     INFO: 3516040 events read in total (142363ms).
[11:00:29.324] <TB2>     INFO: 4384656 events read in total (177836ms).
[11:00:56.971] <TB2>     INFO: 5025280 events read in total (205483ms).
[11:00:57.055] <TB2>     INFO: Test took 206633ms.
[11:00:57.242] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:00:57.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:00:59.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:01:00.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:01:02.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:01:03.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:01:05.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:01:07.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:01:08.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:01:10.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:01:11.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:01:13.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:01:14.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:01:16.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:01:18.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:01:19.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:01:21.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:01:22.869] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256028672
[11:01:22.872] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.9364 for pixel 23/15 mean/min/max = 44.4157/33.4496/55.3818
[11:01:22.872] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.8122 for pixel 10/9 mean/min/max = 45.9571/33.0863/58.8278
[11:01:22.873] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.577 for pixel 5/3 mean/min/max = 43.653/31.7095/55.5964
[11:01:22.873] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.0914 for pixel 51/59 mean/min/max = 44.6246/33.0901/56.1592
[11:01:22.873] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.6225 for pixel 51/4 mean/min/max = 44.8639/33.9766/55.7512
[11:01:22.874] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3419 for pixel 9/15 mean/min/max = 43.9181/32.4109/55.4253
[11:01:22.874] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.5269 for pixel 0/14 mean/min/max = 43.6152/32.4708/54.7596
[11:01:22.875] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.7386 for pixel 16/71 mean/min/max = 43.552/32.1439/54.9601
[11:01:22.875] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.2341 for pixel 0/79 mean/min/max = 44.7734/33.2108/56.336
[11:01:22.875] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.9472 for pixel 6/2 mean/min/max = 45.1131/33.2286/56.9975
[11:01:22.876] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.3338 for pixel 0/49 mean/min/max = 43.7439/32.0484/55.4393
[11:01:22.876] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.5086 for pixel 16/11 mean/min/max = 45.0282/34.449/55.6074
[11:01:22.876] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.433 for pixel 0/11 mean/min/max = 44.8935/31.3069/58.4801
[11:01:22.877] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.4196 for pixel 13/28 mean/min/max = 45.6418/33.761/57.5226
[11:01:22.877] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.7011 for pixel 16/0 mean/min/max = 45.0213/32.3303/57.7122
[11:01:22.877] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5613 for pixel 0/3 mean/min/max = 44.857/33.1283/56.5857
[11:01:22.877] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:01:23.011] <TB2>     INFO: Expecting 411648 events.
[11:01:30.565] <TB2>     INFO: 411648 events read in total (6834ms).
[11:01:30.574] <TB2>     INFO: Expecting 411648 events.
[11:01:38.170] <TB2>     INFO: 411648 events read in total (6934ms).
[11:01:38.179] <TB2>     INFO: Expecting 411648 events.
[11:01:45.791] <TB2>     INFO: 411648 events read in total (6950ms).
[11:01:45.803] <TB2>     INFO: Expecting 411648 events.
[11:01:53.442] <TB2>     INFO: 411648 events read in total (6978ms).
[11:01:53.457] <TB2>     INFO: Expecting 411648 events.
[11:02:01.033] <TB2>     INFO: 411648 events read in total (6920ms).
[11:02:01.050] <TB2>     INFO: Expecting 411648 events.
[11:02:08.635] <TB2>     INFO: 411648 events read in total (6930ms).
[11:02:08.655] <TB2>     INFO: Expecting 411648 events.
[11:02:16.249] <TB2>     INFO: 411648 events read in total (6942ms).
[11:02:16.272] <TB2>     INFO: Expecting 411648 events.
[11:02:23.829] <TB2>     INFO: 411648 events read in total (6909ms).
[11:02:23.853] <TB2>     INFO: Expecting 411648 events.
[11:02:31.372] <TB2>     INFO: 411648 events read in total (6866ms).
[11:02:31.397] <TB2>     INFO: Expecting 411648 events.
[11:02:38.989] <TB2>     INFO: 411648 events read in total (6941ms).
[11:02:39.020] <TB2>     INFO: Expecting 411648 events.
[11:02:46.551] <TB2>     INFO: 411648 events read in total (6890ms).
[11:02:46.581] <TB2>     INFO: Expecting 411648 events.
[11:02:54.191] <TB2>     INFO: 411648 events read in total (6963ms).
[11:02:54.224] <TB2>     INFO: Expecting 411648 events.
[11:03:01.755] <TB2>     INFO: 411648 events read in total (6896ms).
[11:03:01.793] <TB2>     INFO: Expecting 411648 events.
[11:03:09.416] <TB2>     INFO: 411648 events read in total (6981ms).
[11:03:09.473] <TB2>     INFO: Expecting 411648 events.
[11:03:17.060] <TB2>     INFO: 411648 events read in total (6968ms).
[11:03:17.099] <TB2>     INFO: Expecting 411648 events.
[11:03:24.672] <TB2>     INFO: 411648 events read in total (6938ms).
[11:03:24.714] <TB2>     INFO: Test took 121837ms.
[11:03:25.228] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.148 < 35 for itrim = 105; old thr = 34.7438 ... break
[11:03:25.265] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7217 < 35 for itrim+1 = 114; old thr = 34.6732 ... break
[11:03:25.304] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0728 < 35 for itrim = 103; old thr = 34.4139 ... break
[11:03:25.345] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1514 < 35 for itrim = 107; old thr = 33.3553 ... break
[11:03:25.381] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0116 < 35 for itrim = 89; old thr = 34.7176 ... break
[11:03:25.420] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9465 < 35 for itrim+1 = 103; old thr = 34.0622 ... break
[11:03:25.459] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2598 < 35 for itrim = 99; old thr = 33.0391 ... break
[11:03:25.491] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1498 < 35 for itrim = 94; old thr = 33.8995 ... break
[11:03:25.515] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0616 < 35 for itrim = 90; old thr = 34.2812 ... break
[11:03:25.551] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3877 < 35 for itrim = 104; old thr = 34.1222 ... break
[11:03:25.580] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4818 < 35 for itrim = 88; old thr = 34.464 ... break
[11:03:25.619] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0119 < 35 for itrim = 106; old thr = 34.7738 ... break
[11:03:25.647] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4666 < 35 for itrim = 101; old thr = 33.9637 ... break
[11:03:25.679] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6628 < 35 for itrim+1 = 92; old thr = 34.7414 ... break
[11:03:25.714] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1437 < 35 for itrim = 94; old thr = 34.3483 ... break
[11:03:25.746] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8538 < 35 for itrim+1 = 96; old thr = 34.3881 ... break
[11:03:25.826] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:03:25.837] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:03:25.837] <TB2>     INFO:     run 1 of 1
[11:03:25.837] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:03:26.181] <TB2>     INFO: Expecting 5025280 events.
[11:04:02.158] <TB2>     INFO: 869360 events read in total (35264ms).
[11:04:37.360] <TB2>     INFO: 1737672 events read in total (70465ms).
[11:05:12.852] <TB2>     INFO: 2605192 events read in total (105957ms).
[11:05:48.298] <TB2>     INFO: 3463864 events read in total (141403ms).
[11:06:23.788] <TB2>     INFO: 4318896 events read in total (176894ms).
[11:06:54.496] <TB2>     INFO: 5025280 events read in total (207602ms).
[11:06:54.583] <TB2>     INFO: Test took 208747ms.
[11:06:54.780] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:55.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:56.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:58.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:59.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:07:01.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:07:02.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:07:04.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:07:05.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:07:07.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:07:08.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:07:10.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:07:11.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:07:13.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:07:15.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:07:16.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:07:18.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:07:19.803] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326598656
[11:07:19.806] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.950934 .. 49.335564
[11:07:19.882] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 59 (-1/-1) hits flags = 528 (plus default)
[11:07:19.892] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:07:19.892] <TB2>     INFO:     run 1 of 1
[11:07:19.892] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:07:20.235] <TB2>     INFO: Expecting 1730560 events.
[11:08:01.168] <TB2>     INFO: 1112496 events read in total (40211ms).
[11:08:23.799] <TB2>     INFO: 1730560 events read in total (62842ms).
[11:08:23.821] <TB2>     INFO: Test took 63929ms.
[11:08:23.866] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:23.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:08:24.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:08:25.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:08:26.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:08:27.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:08:28.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:08:29.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:08:30.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:08:31.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:08:32.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:08:33.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:08:34.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:08:35.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:08:36.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:08:37.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:08:38.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:08:39.970] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 199041024
[11:08:40.055] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.565558 .. 45.071980
[11:08:40.132] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:08:40.142] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:08:40.142] <TB2>     INFO:     run 1 of 1
[11:08:40.142] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:08:40.485] <TB2>     INFO: Expecting 1597440 events.
[11:09:20.994] <TB2>     INFO: 1141192 events read in total (39794ms).
[11:09:37.579] <TB2>     INFO: 1597440 events read in total (56379ms).
[11:09:37.596] <TB2>     INFO: Test took 57454ms.
[11:09:37.633] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:37.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:09:38.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:09:39.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:40.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:41.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:42.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:43.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:44.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:45.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:46.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:47.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:48.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:49.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:50.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:51.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:52.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:53.113] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 207917056
[11:09:53.196] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.091743 .. 42.999882
[11:09:53.271] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[11:09:53.281] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:09:53.281] <TB2>     INFO:     run 1 of 1
[11:09:53.282] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:53.625] <TB2>     INFO: Expecting 1364480 events.
[11:10:34.960] <TB2>     INFO: 1144224 events read in total (40621ms).
[11:10:42.794] <TB2>     INFO: 1364480 events read in total (48455ms).
[11:10:42.815] <TB2>     INFO: Test took 49535ms.
[11:10:42.851] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:10:42.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:10:43.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:10:44.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:10:45.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:10:46.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:10:47.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:10:48.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:10:49.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:10:50.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:10:51.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:10:52.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:10:53.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:10:54.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:10:55.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:10:56.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:10:57.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:10:58.678] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305836032
[11:10:58.758] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.637766 .. 42.999882
[11:10:58.834] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[11:10:58.844] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:10:58.844] <TB2>     INFO:     run 1 of 1
[11:10:58.844] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:10:59.189] <TB2>     INFO: Expecting 1331200 events.
[11:11:41.834] <TB2>     INFO: 1134128 events read in total (41930ms).
[11:11:48.866] <TB2>     INFO: 1331200 events read in total (48962ms).
[11:11:48.879] <TB2>     INFO: Test took 50036ms.
[11:11:48.910] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:11:48.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:11:49.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:11:50.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:11:51.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:11:52.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:11:53.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:11:54.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:11:55.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:11:56.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:11:57.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:11:58.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:11:59.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:12:00.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:12:01.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:12:02.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:12:03.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:12:04.670] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342818816
[11:12:04.754] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:12:04.754] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:12:04.766] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:12:04.766] <TB2>     INFO:     run 1 of 1
[11:12:04.766] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:12:05.110] <TB2>     INFO: Expecting 1364480 events.
[11:12:46.774] <TB2>     INFO: 1075448 events read in total (40949ms).
[11:12:57.157] <TB2>     INFO: 1364480 events read in total (51333ms).
[11:12:57.180] <TB2>     INFO: Test took 52414ms.
[11:12:57.219] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:12:57.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:12:58.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:12:59.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:13:00.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:13:01.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:13:02.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:13:03.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:13:04.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:13:05.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:13:06.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:13:07.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:13:08.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:13:09.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:13:10.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:13:11.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:13:12.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:13:13.508] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360669184
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C0.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C1.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C2.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C3.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C4.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C5.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C6.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C7.dat
[11:13:13.553] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C8.dat
[11:13:13.554] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C9.dat
[11:13:13.554] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C10.dat
[11:13:13.554] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C11.dat
[11:13:13.554] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C12.dat
[11:13:13.554] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C13.dat
[11:13:13.554] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C14.dat
[11:13:13.554] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C15.dat
[11:13:13.554] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C0.dat
[11:13:13.561] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C1.dat
[11:13:13.568] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C2.dat
[11:13:13.575] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C3.dat
[11:13:13.582] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C4.dat
[11:13:13.589] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C5.dat
[11:13:13.595] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C6.dat
[11:13:13.602] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C7.dat
[11:13:13.609] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C8.dat
[11:13:13.616] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C9.dat
[11:13:13.622] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C10.dat
[11:13:13.629] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C11.dat
[11:13:13.636] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C12.dat
[11:13:13.643] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C13.dat
[11:13:13.650] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C14.dat
[11:13:13.656] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//trimParameters35_C15.dat
[11:13:13.663] <TB2>     INFO: PixTestTrim::trimTest() done
[11:13:13.663] <TB2>     INFO: vtrim:     105 114 103 107  89 103  99  94  90 104  88 106 101  92  94  96 
[11:13:13.663] <TB2>     INFO: vthrcomp:   90 103 102 102  91  83  82  87  80  90  87  92 101  90  97  91 
[11:13:13.663] <TB2>     INFO: vcal mean:  34.99  34.98  34.92  34.96  35.04  34.98  34.94  35.00  35.01  35.01  35.00  35.01  35.03  35.03  35.00  34.98 
[11:13:13.663] <TB2>     INFO: vcal RMS:    0.76   0.86   0.86   0.81   0.76   0.97   0.77   0.87   0.77   0.79   0.99   0.79   0.85   0.80   0.83   0.81 
[11:13:13.663] <TB2>     INFO: bits mean:   9.51   9.46  10.24   9.55   8.48  10.26  10.04  10.50   8.87   9.35   9.82   9.33   9.47   9.19   9.89   9.39 
[11:13:13.663] <TB2>     INFO: bits RMS:    2.56   2.58   2.47   2.65   2.87   2.40   2.54   2.39   2.91   2.61   2.69   2.47   2.87   2.61   2.53   2.64 
[11:13:13.673] <TB2>     INFO:    ----------------------------------------------------------------------
[11:13:13.673] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:13:13.673] <TB2>     INFO:    ----------------------------------------------------------------------
[11:13:13.676] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:13:13.676] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:13:13.686] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:13:13.686] <TB2>     INFO:     run 1 of 1
[11:13:13.686] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:13:14.031] <TB2>     INFO: Expecting 4160000 events.
[11:14:00.070] <TB2>     INFO: 1119410 events read in total (45324ms).
[11:14:45.563] <TB2>     INFO: 2229855 events read in total (90817ms).
[11:15:30.882] <TB2>     INFO: 3329870 events read in total (136137ms).
[11:16:08.232] <TB2>     INFO: 4160000 events read in total (173486ms).
[11:16:08.308] <TB2>     INFO: Test took 174622ms.
[11:16:08.471] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:08.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:16:10.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:16:12.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:16:14.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:16:16.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:16:18.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:16:20.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:16:22.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:16:23.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:16:25.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:16:27.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:16:29.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:16:31.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:16:33.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:16:35.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:16:37.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:16:38.976] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364503040
[11:16:38.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:16:39.051] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:16:39.051] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[11:16:39.061] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:16:39.061] <TB2>     INFO:     run 1 of 1
[11:16:39.062] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:16:39.405] <TB2>     INFO: Expecting 3432000 events.
[11:17:27.051] <TB2>     INFO: 1184595 events read in total (46931ms).
[11:18:14.317] <TB2>     INFO: 2352325 events read in total (94198ms).
[11:18:57.168] <TB2>     INFO: 3432000 events read in total (137048ms).
[11:18:57.225] <TB2>     INFO: Test took 138163ms.
[11:18:57.332] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:57.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:18:59.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:19:01.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:19:02.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:19:04.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:19:06.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:19:07.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:19:09.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:19:11.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:19:12.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:19:14.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:19:16.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:19:18.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:19:19.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:19:21.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:19:23.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:19:24.858] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376074240
[11:19:24.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:19:24.933] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:19:24.933] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[11:19:24.944] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:19:24.944] <TB2>     INFO:     run 1 of 1
[11:19:24.944] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:19:25.289] <TB2>     INFO: Expecting 3203200 events.
[11:20:13.539] <TB2>     INFO: 1233325 events read in total (47536ms).
[11:21:01.543] <TB2>     INFO: 2443180 events read in total (95540ms).
[11:21:31.556] <TB2>     INFO: 3203200 events read in total (125553ms).
[11:21:31.600] <TB2>     INFO: Test took 126656ms.
[11:21:31.685] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:21:31.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:21:33.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:21:35.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:21:36.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:21:38.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:21:39.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:21:41.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:21:43.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:21:44.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:21:46.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:21:48.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:21:49.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:21:51.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:21:52.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:21:54.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:21:56.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:21:57.839] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376950784
[11:21:57.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:21:57.913] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:21:57.913] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[11:21:57.924] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:21:57.924] <TB2>     INFO:     run 1 of 1
[11:21:57.925] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:21:58.269] <TB2>     INFO: Expecting 3203200 events.
[11:22:45.414] <TB2>     INFO: 1232390 events read in total (46431ms).
[11:23:33.646] <TB2>     INFO: 2441300 events read in total (94663ms).
[11:24:02.671] <TB2>     INFO: 3203200 events read in total (123688ms).
[11:24:02.708] <TB2>     INFO: Test took 124783ms.
[11:24:02.791] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:24:02.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:24:04.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:24:06.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:24:07.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:24:09.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:24:11.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:24:12.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:24:14.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:24:15.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:24:17.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:24:19.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:24:20.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:24:22.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:24:24.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:24:25.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:24:27.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:24:29.043] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376950784
[11:24:29.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:24:29.119] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:24:29.119] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[11:24:29.129] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:24:29.129] <TB2>     INFO:     run 1 of 1
[11:24:29.129] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:24:29.477] <TB2>     INFO: Expecting 3182400 events.
[11:25:17.216] <TB2>     INFO: 1236630 events read in total (47025ms).
[11:26:05.461] <TB2>     INFO: 2449370 events read in total (95270ms).
[11:26:34.448] <TB2>     INFO: 3182400 events read in total (124257ms).
[11:26:34.489] <TB2>     INFO: Test took 125361ms.
[11:26:34.569] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:26:34.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:26:36.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:26:37.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:26:39.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:26:41.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:26:42.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:26:44.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:26:46.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:26:47.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:26:49.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:26:50.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:26:52.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:26:54.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:26:55.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:26:57.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:26:58.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:27:00.623] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386678784
[11:27:00.624] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.20231, thr difference RMS: 1.32836
[11:27:00.625] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.66153, thr difference RMS: 1.39609
[11:27:00.625] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.08695, thr difference RMS: 1.6112
[11:27:00.625] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.91894, thr difference RMS: 1.74877
[11:27:00.625] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.3546, thr difference RMS: 1.44521
[11:27:00.626] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.3207, thr difference RMS: 1.14172
[11:27:00.626] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.03241, thr difference RMS: 1.1126
[11:27:00.626] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.51701, thr difference RMS: 1.35434
[11:27:00.626] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.83312, thr difference RMS: 1.20495
[11:27:00.626] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.57622, thr difference RMS: 1.31332
[11:27:00.627] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.22353, thr difference RMS: 1.32432
[11:27:00.627] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.15823, thr difference RMS: 1.48844
[11:27:00.627] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.73062, thr difference RMS: 1.29132
[11:27:00.627] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.81241, thr difference RMS: 1.52014
[11:27:00.627] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.45607, thr difference RMS: 1.53712
[11:27:00.628] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.04707, thr difference RMS: 1.36932
[11:27:00.628] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.08022, thr difference RMS: 1.33484
[11:27:00.628] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.69843, thr difference RMS: 1.39633
[11:27:00.628] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.03717, thr difference RMS: 1.60645
[11:27:00.628] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.9118, thr difference RMS: 1.74571
[11:27:00.629] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.42159, thr difference RMS: 1.43647
[11:27:00.629] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.32179, thr difference RMS: 1.11115
[11:27:00.629] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.11651, thr difference RMS: 1.12891
[11:27:00.629] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.53845, thr difference RMS: 1.34355
[11:27:00.629] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.74019, thr difference RMS: 1.19256
[11:27:00.630] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.55932, thr difference RMS: 1.3262
[11:27:00.630] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.26023, thr difference RMS: 1.32016
[11:27:00.630] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.08451, thr difference RMS: 1.4968
[11:27:00.630] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.67311, thr difference RMS: 1.28135
[11:27:00.630] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.93305, thr difference RMS: 1.50003
[11:27:00.631] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.68378, thr difference RMS: 1.51154
[11:27:00.631] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.06928, thr difference RMS: 1.35898
[11:27:00.631] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.04618, thr difference RMS: 1.32348
[11:27:00.631] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.78373, thr difference RMS: 1.40652
[11:27:00.631] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.1461, thr difference RMS: 1.64628
[11:27:00.632] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.04607, thr difference RMS: 1.73284
[11:27:00.632] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.5573, thr difference RMS: 1.44673
[11:27:00.632] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.49023, thr difference RMS: 1.12783
[11:27:00.632] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.2279, thr difference RMS: 1.13349
[11:27:00.632] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.76153, thr difference RMS: 1.34184
[11:27:00.632] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.74771, thr difference RMS: 1.19115
[11:27:00.633] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.63019, thr difference RMS: 1.31271
[11:27:00.633] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.41945, thr difference RMS: 1.3121
[11:27:00.633] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.09421, thr difference RMS: 1.50681
[11:27:00.633] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.73998, thr difference RMS: 1.27405
[11:27:00.633] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.1779, thr difference RMS: 1.46107
[11:27:00.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.0876, thr difference RMS: 1.49359
[11:27:00.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.18611, thr difference RMS: 1.35225
[11:27:00.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.02327, thr difference RMS: 1.33183
[11:27:00.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.93429, thr difference RMS: 1.39468
[11:27:00.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.23003, thr difference RMS: 1.64045
[11:27:00.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.11841, thr difference RMS: 1.71938
[11:27:00.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.76782, thr difference RMS: 1.41726
[11:27:00.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.59145, thr difference RMS: 1.13067
[11:27:00.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.32891, thr difference RMS: 1.10936
[11:27:00.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.82135, thr difference RMS: 1.32476
[11:27:00.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.71958, thr difference RMS: 1.20291
[11:27:00.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.636, thr difference RMS: 1.31968
[11:27:00.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.58751, thr difference RMS: 1.31535
[11:27:00.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.1522, thr difference RMS: 1.49776
[11:27:00.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.80372, thr difference RMS: 1.29149
[11:27:00.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.4089, thr difference RMS: 1.45815
[11:27:00.637] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.4577, thr difference RMS: 1.46865
[11:27:00.637] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.21561, thr difference RMS: 1.3472
[11:27:00.741] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[11:27:00.744] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1955 seconds
[11:27:00.744] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:27:01.448] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:27:01.448] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:27:01.451] <TB2>     INFO: ######################################################################
[11:27:01.451] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[11:27:01.451] <TB2>     INFO: ######################################################################
[11:27:01.451] <TB2>     INFO:    ----------------------------------------------------------------------
[11:27:01.451] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:27:01.451] <TB2>     INFO:    ----------------------------------------------------------------------
[11:27:01.451] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:27:01.462] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:27:01.462] <TB2>     INFO:     run 1 of 1
[11:27:01.462] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:27:01.806] <TB2>     INFO: Expecting 59072000 events.
[11:27:30.847] <TB2>     INFO: 1073200 events read in total (28326ms).
[11:28:00.598] <TB2>     INFO: 2141800 events read in total (58077ms).
[11:28:28.836] <TB2>     INFO: 3211800 events read in total (86315ms).
[11:28:57.315] <TB2>     INFO: 4283200 events read in total (114794ms).
[11:29:25.816] <TB2>     INFO: 5352400 events read in total (143295ms).
[11:29:54.288] <TB2>     INFO: 6424600 events read in total (171767ms).
[11:30:22.822] <TB2>     INFO: 7493400 events read in total (200301ms).
[11:30:51.241] <TB2>     INFO: 8561800 events read in total (228720ms).
[11:31:19.706] <TB2>     INFO: 9634400 events read in total (257186ms).
[11:31:48.202] <TB2>     INFO: 10703400 events read in total (285681ms).
[11:32:16.698] <TB2>     INFO: 11771800 events read in total (314177ms).
[11:32:45.156] <TB2>     INFO: 12843400 events read in total (342635ms).
[11:33:13.567] <TB2>     INFO: 13912200 events read in total (371046ms).
[11:33:41.964] <TB2>     INFO: 14980800 events read in total (399443ms).
[11:34:10.563] <TB2>     INFO: 16053600 events read in total (428042ms).
[11:34:39.074] <TB2>     INFO: 17122600 events read in total (456553ms).
[11:35:07.648] <TB2>     INFO: 18192600 events read in total (485127ms).
[11:35:36.165] <TB2>     INFO: 19263600 events read in total (513644ms).
[11:36:04.657] <TB2>     INFO: 20332400 events read in total (542136ms).
[11:36:33.035] <TB2>     INFO: 21404000 events read in total (570514ms).
[11:37:01.390] <TB2>     INFO: 22474200 events read in total (598869ms).
[11:37:29.858] <TB2>     INFO: 23543000 events read in total (627337ms).
[11:37:58.389] <TB2>     INFO: 24614800 events read in total (655868ms).
[11:38:26.808] <TB2>     INFO: 25684000 events read in total (684287ms).
[11:38:55.179] <TB2>     INFO: 26752400 events read in total (712658ms).
[11:39:23.689] <TB2>     INFO: 27825800 events read in total (741168ms).
[11:39:52.082] <TB2>     INFO: 28894600 events read in total (769561ms).
[11:40:20.631] <TB2>     INFO: 29964800 events read in total (798110ms).
[11:40:49.198] <TB2>     INFO: 31035800 events read in total (826677ms).
[11:41:17.684] <TB2>     INFO: 32104600 events read in total (855163ms).
[11:41:46.261] <TB2>     INFO: 33174600 events read in total (883740ms).
[11:42:14.826] <TB2>     INFO: 34244800 events read in total (912305ms).
[11:42:43.287] <TB2>     INFO: 35313000 events read in total (940766ms).
[11:43:11.877] <TB2>     INFO: 36383000 events read in total (969356ms).
[11:43:40.444] <TB2>     INFO: 37454000 events read in total (997923ms).
[11:44:09.014] <TB2>     INFO: 38522800 events read in total (1026493ms).
[11:44:37.593] <TB2>     INFO: 39594400 events read in total (1055072ms).
[11:45:06.107] <TB2>     INFO: 40664200 events read in total (1083586ms).
[11:45:34.593] <TB2>     INFO: 41732600 events read in total (1112072ms).
[11:46:03.084] <TB2>     INFO: 42805000 events read in total (1140563ms).
[11:46:31.555] <TB2>     INFO: 43874400 events read in total (1169034ms).
[11:47:00.114] <TB2>     INFO: 44942600 events read in total (1197593ms).
[11:47:28.613] <TB2>     INFO: 46014400 events read in total (1226092ms).
[11:47:57.144] <TB2>     INFO: 47082600 events read in total (1254623ms).
[11:48:25.665] <TB2>     INFO: 48150600 events read in total (1283144ms).
[11:48:54.234] <TB2>     INFO: 49221000 events read in total (1311713ms).
[11:49:22.767] <TB2>     INFO: 50290800 events read in total (1340246ms).
[11:49:51.314] <TB2>     INFO: 51359000 events read in total (1368793ms).
[11:50:19.831] <TB2>     INFO: 52428200 events read in total (1397310ms).
[11:50:48.369] <TB2>     INFO: 53499400 events read in total (1425848ms).
[11:51:16.932] <TB2>     INFO: 54567400 events read in total (1454411ms).
[11:51:45.318] <TB2>     INFO: 55635200 events read in total (1482797ms).
[11:52:13.865] <TB2>     INFO: 56706000 events read in total (1511344ms).
[11:52:42.322] <TB2>     INFO: 57775200 events read in total (1539801ms).
[11:53:10.823] <TB2>     INFO: 58843800 events read in total (1568302ms).
[11:53:17.151] <TB2>     INFO: 59072000 events read in total (1574630ms).
[11:53:17.173] <TB2>     INFO: Test took 1575711ms.
[11:53:17.232] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:17.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:53:17.382] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:18.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:53:18.579] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:19.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:19.809] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:21.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:21.025] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:22.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:22.247] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:23.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:53:23.469] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:24.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:53:24.684] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:25.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:53:25.904] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:27.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:53:27.124] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:28.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:53:28.362] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:29.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:53:29.578] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:30.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:53:30.792] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:32.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:53:32.011] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:33.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:53:33.239] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:34.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:53:34.460] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:35.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:53:35.687] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:53:36.909] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497324032
[11:53:36.939] <TB2>     INFO: PixTestScurves::scurves() done 
[11:53:36.939] <TB2>     INFO: Vcal mean:  35.13  35.10  35.09  35.22  35.12  35.05  34.99  35.10  35.11  35.11  35.10  35.14  35.10  35.09  35.06  35.08 
[11:53:36.939] <TB2>     INFO: Vcal RMS:    0.63   0.74   0.74   0.71   0.63   0.88   0.64   0.75   0.62   0.66   0.87   0.64   0.74   0.66   0.72   0.66 
[11:53:36.939] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:53:37.012] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:53:37.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:53:37.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:53:37.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:53:37.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:53:37.013] <TB2>     INFO: ######################################################################
[11:53:37.013] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:53:37.013] <TB2>     INFO: ######################################################################
[11:53:37.016] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:53:37.363] <TB2>     INFO: Expecting 41600 events.
[11:53:41.450] <TB2>     INFO: 41600 events read in total (3360ms).
[11:53:41.450] <TB2>     INFO: Test took 4434ms.
[11:53:41.459] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:41.459] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[11:53:41.459] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:53:41.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 39, 79] has eff 0/10
[11:53:41.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 39, 79]
[11:53:41.465] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 12, 79] has eff 0/10
[11:53:41.465] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 12, 79]
[11:53:41.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[11:53:41.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:53:41.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:53:41.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:53:41.806] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:53:42.151] <TB2>     INFO: Expecting 41600 events.
[11:53:46.273] <TB2>     INFO: 41600 events read in total (3407ms).
[11:53:46.274] <TB2>     INFO: Test took 4468ms.
[11:53:46.281] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:46.281] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:53:46.282] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:53:46.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.373
[11:53:46.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[11:53:46.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.285
[11:53:46.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.044
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 185
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.065
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.785
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.981
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.572
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 186
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.111
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 186
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.167
[11:53:46.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.086
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.088
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 182
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.211
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.077
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 192
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.433
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 175
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.91
[11:53:46.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[11:53:46.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.78
[11:53:46.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[11:53:46.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:53:46.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:53:46.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:53:46.379] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:53:46.722] <TB2>     INFO: Expecting 41600 events.
[11:53:50.827] <TB2>     INFO: 41600 events read in total (3390ms).
[11:53:50.828] <TB2>     INFO: Test took 4449ms.
[11:53:50.836] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:50.836] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[11:53:50.836] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:53:50.840] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:53:50.840] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 13
[11:53:50.840] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9726
[11:53:50.840] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 80
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8008
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 77
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0054
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9524
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 65
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9887
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 83
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6503
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 83
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3261
[11:53:50.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 83
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8789
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 77
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3268
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9651
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 81
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8401
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 75
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1546
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 79
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.1635
[11:53:50.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 94
[11:53:50.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.694
[11:53:50.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[11:53:50.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.3171
[11:53:50.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 80
[11:53:50.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7811
[11:53:50.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,60] phvalue 77
[11:53:50.844] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 0 0
[11:53:51.255] <TB2>     INFO: Expecting 2560 events.
[11:53:52.212] <TB2>     INFO: 2560 events read in total (243ms).
[11:53:52.212] <TB2>     INFO: Test took 1368ms.
[11:53:52.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:52.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 1 1
[11:53:52.720] <TB2>     INFO: Expecting 2560 events.
[11:53:53.677] <TB2>     INFO: 2560 events read in total (243ms).
[11:53:53.678] <TB2>     INFO: Test took 1466ms.
[11:53:53.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:53.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[11:53:54.185] <TB2>     INFO: Expecting 2560 events.
[11:53:55.142] <TB2>     INFO: 2560 events read in total (242ms).
[11:53:55.143] <TB2>     INFO: Test took 1465ms.
[11:53:55.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:55.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 3 3
[11:53:55.650] <TB2>     INFO: Expecting 2560 events.
[11:53:56.607] <TB2>     INFO: 2560 events read in total (242ms).
[11:53:56.607] <TB2>     INFO: Test took 1463ms.
[11:53:56.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:56.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[11:53:57.114] <TB2>     INFO: Expecting 2560 events.
[11:53:58.072] <TB2>     INFO: 2560 events read in total (243ms).
[11:53:58.073] <TB2>     INFO: Test took 1465ms.
[11:53:58.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:58.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 5 5
[11:53:58.580] <TB2>     INFO: Expecting 2560 events.
[11:53:59.538] <TB2>     INFO: 2560 events read in total (243ms).
[11:53:59.539] <TB2>     INFO: Test took 1466ms.
[11:53:59.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:59.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 6 6
[11:54:00.047] <TB2>     INFO: Expecting 2560 events.
[11:54:01.004] <TB2>     INFO: 2560 events read in total (242ms).
[11:54:01.004] <TB2>     INFO: Test took 1465ms.
[11:54:01.004] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:01.005] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 7 7
[11:54:01.512] <TB2>     INFO: Expecting 2560 events.
[11:54:02.472] <TB2>     INFO: 2560 events read in total (245ms).
[11:54:02.472] <TB2>     INFO: Test took 1467ms.
[11:54:02.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:02.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[11:54:02.981] <TB2>     INFO: Expecting 2560 events.
[11:54:03.938] <TB2>     INFO: 2560 events read in total (243ms).
[11:54:03.938] <TB2>     INFO: Test took 1465ms.
[11:54:03.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:03.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 9 9
[11:54:04.446] <TB2>     INFO: Expecting 2560 events.
[11:54:05.404] <TB2>     INFO: 2560 events read in total (243ms).
[11:54:05.404] <TB2>     INFO: Test took 1465ms.
[11:54:05.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:05.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 10 10
[11:54:05.912] <TB2>     INFO: Expecting 2560 events.
[11:54:06.869] <TB2>     INFO: 2560 events read in total (242ms).
[11:54:06.869] <TB2>     INFO: Test took 1464ms.
[11:54:06.869] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:06.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 11 11
[11:54:07.377] <TB2>     INFO: Expecting 2560 events.
[11:54:08.336] <TB2>     INFO: 2560 events read in total (244ms).
[11:54:08.336] <TB2>     INFO: Test took 1466ms.
[11:54:08.336] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:08.337] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 12 12
[11:54:08.844] <TB2>     INFO: Expecting 2560 events.
[11:54:09.801] <TB2>     INFO: 2560 events read in total (242ms).
[11:54:09.802] <TB2>     INFO: Test took 1465ms.
[11:54:09.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:09.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[11:54:10.309] <TB2>     INFO: Expecting 2560 events.
[11:54:11.265] <TB2>     INFO: 2560 events read in total (241ms).
[11:54:11.266] <TB2>     INFO: Test took 1464ms.
[11:54:11.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:11.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 14 14
[11:54:11.774] <TB2>     INFO: Expecting 2560 events.
[11:54:12.731] <TB2>     INFO: 2560 events read in total (242ms).
[11:54:12.731] <TB2>     INFO: Test took 1465ms.
[11:54:12.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:12.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 60, 15 15
[11:54:13.239] <TB2>     INFO: Expecting 2560 events.
[11:54:14.196] <TB2>     INFO: 2560 events read in total (242ms).
[11:54:14.196] <TB2>     INFO: Test took 1464ms.
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[11:54:14.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[11:54:14.200] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:54:14.707] <TB2>     INFO: Expecting 655360 events.
[11:54:26.251] <TB2>     INFO: 655360 events read in total (10829ms).
[11:54:26.262] <TB2>     INFO: Expecting 655360 events.
[11:54:37.644] <TB2>     INFO: 655360 events read in total (10811ms).
[11:54:37.659] <TB2>     INFO: Expecting 655360 events.
[11:54:49.040] <TB2>     INFO: 655360 events read in total (10811ms).
[11:54:49.059] <TB2>     INFO: Expecting 655360 events.
[11:55:00.659] <TB2>     INFO: 655360 events read in total (11036ms).
[11:55:00.682] <TB2>     INFO: Expecting 655360 events.
[11:55:12.337] <TB2>     INFO: 655360 events read in total (11103ms).
[11:55:12.365] <TB2>     INFO: Expecting 655360 events.
[11:55:23.946] <TB2>     INFO: 655360 events read in total (11029ms).
[11:55:23.979] <TB2>     INFO: Expecting 655360 events.
[11:55:35.559] <TB2>     INFO: 655360 events read in total (11034ms).
[11:55:35.595] <TB2>     INFO: Expecting 655360 events.
[11:55:47.222] <TB2>     INFO: 655360 events read in total (11082ms).
[11:55:47.263] <TB2>     INFO: Expecting 655360 events.
[11:55:58.870] <TB2>     INFO: 655360 events read in total (11068ms).
[11:55:58.915] <TB2>     INFO: Expecting 655360 events.
[11:56:10.517] <TB2>     INFO: 655360 events read in total (11063ms).
[11:56:10.566] <TB2>     INFO: Expecting 655360 events.
[11:56:22.118] <TB2>     INFO: 655360 events read in total (11018ms).
[11:56:22.172] <TB2>     INFO: Expecting 655360 events.
[11:56:33.783] <TB2>     INFO: 655360 events read in total (11084ms).
[11:56:33.843] <TB2>     INFO: Expecting 655360 events.
[11:56:45.456] <TB2>     INFO: 655360 events read in total (11087ms).
[11:56:45.520] <TB2>     INFO: Expecting 655360 events.
[11:56:57.115] <TB2>     INFO: 655360 events read in total (11068ms).
[11:56:57.185] <TB2>     INFO: Expecting 655360 events.
[11:57:08.801] <TB2>     INFO: 655360 events read in total (11089ms).
[11:57:08.872] <TB2>     INFO: Expecting 655360 events.
[11:57:20.471] <TB2>     INFO: 655360 events read in total (11073ms).
[11:57:20.549] <TB2>     INFO: Test took 186349ms.
[11:57:20.649] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:57:20.954] <TB2>     INFO: Expecting 655360 events.
[11:57:32.699] <TB2>     INFO: 655360 events read in total (11030ms).
[11:57:32.710] <TB2>     INFO: Expecting 655360 events.
[11:57:44.302] <TB2>     INFO: 655360 events read in total (11024ms).
[11:57:44.318] <TB2>     INFO: Expecting 655360 events.
[11:57:55.892] <TB2>     INFO: 655360 events read in total (11015ms).
[11:57:55.914] <TB2>     INFO: Expecting 655360 events.
[11:58:07.499] <TB2>     INFO: 655360 events read in total (11023ms).
[11:58:07.524] <TB2>     INFO: Expecting 655360 events.
[11:58:19.046] <TB2>     INFO: 655360 events read in total (10972ms).
[11:58:19.074] <TB2>     INFO: Expecting 655360 events.
[11:58:30.660] <TB2>     INFO: 655360 events read in total (11030ms).
[11:58:30.692] <TB2>     INFO: Expecting 655360 events.
[11:58:42.291] <TB2>     INFO: 655360 events read in total (11050ms).
[11:58:42.328] <TB2>     INFO: Expecting 655360 events.
[11:58:53.897] <TB2>     INFO: 655360 events read in total (11031ms).
[11:58:53.937] <TB2>     INFO: Expecting 655360 events.
[11:59:05.561] <TB2>     INFO: 655360 events read in total (11082ms).
[11:59:05.608] <TB2>     INFO: Expecting 655360 events.
[11:59:17.183] <TB2>     INFO: 655360 events read in total (11046ms).
[11:59:17.232] <TB2>     INFO: Expecting 655360 events.
[11:59:28.747] <TB2>     INFO: 655360 events read in total (10984ms).
[11:59:28.803] <TB2>     INFO: Expecting 655360 events.
[11:59:40.402] <TB2>     INFO: 655360 events read in total (11070ms).
[11:59:40.459] <TB2>     INFO: Expecting 655360 events.
[11:59:52.059] <TB2>     INFO: 655360 events read in total (11074ms).
[11:59:52.121] <TB2>     INFO: Expecting 655360 events.
[12:00:03.687] <TB2>     INFO: 655360 events read in total (11039ms).
[12:00:03.756] <TB2>     INFO: Expecting 655360 events.
[12:00:15.385] <TB2>     INFO: 655360 events read in total (11103ms).
[12:00:15.455] <TB2>     INFO: Expecting 655360 events.
[12:00:27.060] <TB2>     INFO: 655360 events read in total (11078ms).
[12:00:27.137] <TB2>     INFO: Test took 186488ms.
[12:00:27.313] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:00:27.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.315] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:00:27.315] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.315] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:00:27.315] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.316] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:00:27.316] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.316] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:00:27.316] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.317] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:00:27.317] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.317] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:00:27.317] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:00:27.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:00:27.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:00:27.319] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.319] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:00:27.319] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.319] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:00:27.319] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:00:27.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:00:27.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.321] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:00:27.321] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:00:27.321] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:00:27.321] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.328] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.335] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.341] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.348] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.355] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.362] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.368] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.375] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.382] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.389] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.395] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:00:27.402] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.409] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.416] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.422] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.429] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:00:27.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C0.dat
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C1.dat
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C2.dat
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C3.dat
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C4.dat
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C5.dat
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C6.dat
[12:00:27.467] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C7.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C8.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C9.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C10.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C11.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C12.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C13.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C14.dat
[12:00:27.468] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//dacParameters35_C15.dat
[12:00:27.815] <TB2>     INFO: Expecting 41600 events.
[12:00:31.638] <TB2>     INFO: 41600 events read in total (3108ms).
[12:00:31.639] <TB2>     INFO: Test took 4167ms.
[12:00:32.289] <TB2>     INFO: Expecting 41600 events.
[12:00:36.110] <TB2>     INFO: 41600 events read in total (3106ms).
[12:00:36.110] <TB2>     INFO: Test took 4167ms.
[12:00:36.763] <TB2>     INFO: Expecting 41600 events.
[12:00:40.587] <TB2>     INFO: 41600 events read in total (3109ms).
[12:00:40.588] <TB2>     INFO: Test took 4169ms.
[12:00:40.894] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:41.025] <TB2>     INFO: Expecting 2560 events.
[12:00:41.982] <TB2>     INFO: 2560 events read in total (242ms).
[12:00:41.983] <TB2>     INFO: Test took 1089ms.
[12:00:41.985] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:42.492] <TB2>     INFO: Expecting 2560 events.
[12:00:43.450] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:43.450] <TB2>     INFO: Test took 1465ms.
[12:00:43.452] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:43.959] <TB2>     INFO: Expecting 2560 events.
[12:00:44.919] <TB2>     INFO: 2560 events read in total (245ms).
[12:00:44.919] <TB2>     INFO: Test took 1467ms.
[12:00:44.922] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:45.428] <TB2>     INFO: Expecting 2560 events.
[12:00:46.387] <TB2>     INFO: 2560 events read in total (245ms).
[12:00:46.387] <TB2>     INFO: Test took 1465ms.
[12:00:46.390] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:46.896] <TB2>     INFO: Expecting 2560 events.
[12:00:47.855] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:47.855] <TB2>     INFO: Test took 1466ms.
[12:00:47.857] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:48.364] <TB2>     INFO: Expecting 2560 events.
[12:00:49.323] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:49.323] <TB2>     INFO: Test took 1466ms.
[12:00:49.325] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:49.832] <TB2>     INFO: Expecting 2560 events.
[12:00:50.791] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:50.792] <TB2>     INFO: Test took 1467ms.
[12:00:50.794] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:51.300] <TB2>     INFO: Expecting 2560 events.
[12:00:52.258] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:52.258] <TB2>     INFO: Test took 1464ms.
[12:00:52.260] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:52.767] <TB2>     INFO: Expecting 2560 events.
[12:00:53.724] <TB2>     INFO: 2560 events read in total (242ms).
[12:00:53.725] <TB2>     INFO: Test took 1465ms.
[12:00:53.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:54.234] <TB2>     INFO: Expecting 2560 events.
[12:00:55.193] <TB2>     INFO: 2560 events read in total (245ms).
[12:00:55.194] <TB2>     INFO: Test took 1468ms.
[12:00:55.196] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:55.702] <TB2>     INFO: Expecting 2560 events.
[12:00:56.661] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:56.662] <TB2>     INFO: Test took 1466ms.
[12:00:56.665] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:57.171] <TB2>     INFO: Expecting 2560 events.
[12:00:58.130] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:58.130] <TB2>     INFO: Test took 1465ms.
[12:00:58.132] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:58.639] <TB2>     INFO: Expecting 2560 events.
[12:00:59.598] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:59.598] <TB2>     INFO: Test took 1466ms.
[12:00:59.600] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:00.107] <TB2>     INFO: Expecting 2560 events.
[12:01:01.068] <TB2>     INFO: 2560 events read in total (247ms).
[12:01:01.069] <TB2>     INFO: Test took 1470ms.
[12:01:01.071] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:01.577] <TB2>     INFO: Expecting 2560 events.
[12:01:02.538] <TB2>     INFO: 2560 events read in total (246ms).
[12:01:02.538] <TB2>     INFO: Test took 1467ms.
[12:01:02.540] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:03.047] <TB2>     INFO: Expecting 2560 events.
[12:01:04.006] <TB2>     INFO: 2560 events read in total (244ms).
[12:01:04.006] <TB2>     INFO: Test took 1466ms.
[12:01:04.008] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:04.515] <TB2>     INFO: Expecting 2560 events.
[12:01:05.472] <TB2>     INFO: 2560 events read in total (242ms).
[12:01:05.472] <TB2>     INFO: Test took 1464ms.
[12:01:05.474] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:05.981] <TB2>     INFO: Expecting 2560 events.
[12:01:06.941] <TB2>     INFO: 2560 events read in total (245ms).
[12:01:06.941] <TB2>     INFO: Test took 1467ms.
[12:01:06.943] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:07.450] <TB2>     INFO: Expecting 2560 events.
[12:01:08.407] <TB2>     INFO: 2560 events read in total (242ms).
[12:01:08.408] <TB2>     INFO: Test took 1465ms.
[12:01:08.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:08.917] <TB2>     INFO: Expecting 2560 events.
[12:01:09.875] <TB2>     INFO: 2560 events read in total (243ms).
[12:01:09.876] <TB2>     INFO: Test took 1467ms.
[12:01:09.878] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:10.384] <TB2>     INFO: Expecting 2560 events.
[12:01:11.344] <TB2>     INFO: 2560 events read in total (245ms).
[12:01:11.344] <TB2>     INFO: Test took 1466ms.
[12:01:11.348] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:11.854] <TB2>     INFO: Expecting 2560 events.
[12:01:12.813] <TB2>     INFO: 2560 events read in total (244ms).
[12:01:12.813] <TB2>     INFO: Test took 1465ms.
[12:01:12.815] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:13.322] <TB2>     INFO: Expecting 2560 events.
[12:01:14.281] <TB2>     INFO: 2560 events read in total (244ms).
[12:01:14.282] <TB2>     INFO: Test took 1467ms.
[12:01:14.284] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:14.790] <TB2>     INFO: Expecting 2560 events.
[12:01:15.750] <TB2>     INFO: 2560 events read in total (245ms).
[12:01:15.751] <TB2>     INFO: Test took 1467ms.
[12:01:15.753] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:16.259] <TB2>     INFO: Expecting 2560 events.
[12:01:17.218] <TB2>     INFO: 2560 events read in total (244ms).
[12:01:17.218] <TB2>     INFO: Test took 1465ms.
[12:01:17.220] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:17.727] <TB2>     INFO: Expecting 2560 events.
[12:01:18.687] <TB2>     INFO: 2560 events read in total (245ms).
[12:01:18.688] <TB2>     INFO: Test took 1468ms.
[12:01:18.690] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:19.197] <TB2>     INFO: Expecting 2560 events.
[12:01:20.156] <TB2>     INFO: 2560 events read in total (245ms).
[12:01:20.157] <TB2>     INFO: Test took 1467ms.
[12:01:20.159] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:20.665] <TB2>     INFO: Expecting 2560 events.
[12:01:21.623] <TB2>     INFO: 2560 events read in total (243ms).
[12:01:21.623] <TB2>     INFO: Test took 1464ms.
[12:01:21.626] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:22.132] <TB2>     INFO: Expecting 2560 events.
[12:01:23.090] <TB2>     INFO: 2560 events read in total (243ms).
[12:01:23.091] <TB2>     INFO: Test took 1465ms.
[12:01:23.093] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:23.600] <TB2>     INFO: Expecting 2560 events.
[12:01:24.561] <TB2>     INFO: 2560 events read in total (246ms).
[12:01:24.561] <TB2>     INFO: Test took 1468ms.
[12:01:24.563] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:25.070] <TB2>     INFO: Expecting 2560 events.
[12:01:26.029] <TB2>     INFO: 2560 events read in total (244ms).
[12:01:26.029] <TB2>     INFO: Test took 1466ms.
[12:01:26.031] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:01:26.538] <TB2>     INFO: Expecting 2560 events.
[12:01:27.497] <TB2>     INFO: 2560 events read in total (244ms).
[12:01:27.497] <TB2>     INFO: Test took 1467ms.
[12:01:28.526] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[12:01:28.526] <TB2>     INFO: PH scale (per ROC):    84  64  77  78  77  80  84  82  82  76  80  77  71  82  67  88
[12:01:28.526] <TB2>     INFO: PH offset (per ROC):  165 176 164 182 166 165 162 167 174 171 172 171 160 181 175 165
[12:01:28.709] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:01:28.712] <TB2>     INFO: ######################################################################
[12:01:28.712] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:01:28.712] <TB2>     INFO: ######################################################################
[12:01:28.712] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:01:28.724] <TB2>     INFO: scanning low vcal = 10
[12:01:29.070] <TB2>     INFO: Expecting 41600 events.
[12:01:32.791] <TB2>     INFO: 41600 events read in total (3006ms).
[12:01:32.792] <TB2>     INFO: Test took 4068ms.
[12:01:32.793] <TB2>     INFO: scanning low vcal = 20
[12:01:33.300] <TB2>     INFO: Expecting 41600 events.
[12:01:37.014] <TB2>     INFO: 41600 events read in total (2999ms).
[12:01:37.014] <TB2>     INFO: Test took 4221ms.
[12:01:37.016] <TB2>     INFO: scanning low vcal = 30
[12:01:37.523] <TB2>     INFO: Expecting 41600 events.
[12:01:41.241] <TB2>     INFO: 41600 events read in total (3003ms).
[12:01:41.242] <TB2>     INFO: Test took 4226ms.
[12:01:41.244] <TB2>     INFO: scanning low vcal = 40
[12:01:41.745] <TB2>     INFO: Expecting 41600 events.
[12:01:45.988] <TB2>     INFO: 41600 events read in total (3528ms).
[12:01:45.989] <TB2>     INFO: Test took 4745ms.
[12:01:45.992] <TB2>     INFO: scanning low vcal = 50
[12:01:46.410] <TB2>     INFO: Expecting 41600 events.
[12:01:50.660] <TB2>     INFO: 41600 events read in total (3535ms).
[12:01:50.660] <TB2>     INFO: Test took 4668ms.
[12:01:50.663] <TB2>     INFO: scanning low vcal = 60
[12:01:51.086] <TB2>     INFO: Expecting 41600 events.
[12:01:55.340] <TB2>     INFO: 41600 events read in total (3539ms).
[12:01:55.340] <TB2>     INFO: Test took 4677ms.
[12:01:55.343] <TB2>     INFO: scanning low vcal = 70
[12:01:55.768] <TB2>     INFO: Expecting 41600 events.
[12:02:00.041] <TB2>     INFO: 41600 events read in total (3558ms).
[12:02:00.042] <TB2>     INFO: Test took 4699ms.
[12:02:00.045] <TB2>     INFO: scanning low vcal = 80
[12:02:00.466] <TB2>     INFO: Expecting 41600 events.
[12:02:04.733] <TB2>     INFO: 41600 events read in total (3552ms).
[12:02:04.734] <TB2>     INFO: Test took 4689ms.
[12:02:04.737] <TB2>     INFO: scanning low vcal = 90
[12:02:05.157] <TB2>     INFO: Expecting 41600 events.
[12:02:09.419] <TB2>     INFO: 41600 events read in total (3547ms).
[12:02:09.419] <TB2>     INFO: Test took 4682ms.
[12:02:09.423] <TB2>     INFO: scanning low vcal = 100
[12:02:09.844] <TB2>     INFO: Expecting 41600 events.
[12:02:14.241] <TB2>     INFO: 41600 events read in total (3682ms).
[12:02:14.242] <TB2>     INFO: Test took 4819ms.
[12:02:14.245] <TB2>     INFO: scanning low vcal = 110
[12:02:14.667] <TB2>     INFO: Expecting 41600 events.
[12:02:18.930] <TB2>     INFO: 41600 events read in total (3548ms).
[12:02:18.931] <TB2>     INFO: Test took 4686ms.
[12:02:18.934] <TB2>     INFO: scanning low vcal = 120
[12:02:19.356] <TB2>     INFO: Expecting 41600 events.
[12:02:23.624] <TB2>     INFO: 41600 events read in total (3554ms).
[12:02:23.624] <TB2>     INFO: Test took 4690ms.
[12:02:23.627] <TB2>     INFO: scanning low vcal = 130
[12:02:24.047] <TB2>     INFO: Expecting 41600 events.
[12:02:28.312] <TB2>     INFO: 41600 events read in total (3550ms).
[12:02:28.313] <TB2>     INFO: Test took 4686ms.
[12:02:28.316] <TB2>     INFO: scanning low vcal = 140
[12:02:28.738] <TB2>     INFO: Expecting 41600 events.
[12:02:33.016] <TB2>     INFO: 41600 events read in total (3563ms).
[12:02:33.017] <TB2>     INFO: Test took 4701ms.
[12:02:33.020] <TB2>     INFO: scanning low vcal = 150
[12:02:33.442] <TB2>     INFO: Expecting 41600 events.
[12:02:37.715] <TB2>     INFO: 41600 events read in total (3558ms).
[12:02:37.716] <TB2>     INFO: Test took 4696ms.
[12:02:37.719] <TB2>     INFO: scanning low vcal = 160
[12:02:38.141] <TB2>     INFO: Expecting 41600 events.
[12:02:42.398] <TB2>     INFO: 41600 events read in total (3542ms).
[12:02:42.399] <TB2>     INFO: Test took 4680ms.
[12:02:42.402] <TB2>     INFO: scanning low vcal = 170
[12:02:42.828] <TB2>     INFO: Expecting 41600 events.
[12:02:47.083] <TB2>     INFO: 41600 events read in total (3540ms).
[12:02:47.083] <TB2>     INFO: Test took 4681ms.
[12:02:47.087] <TB2>     INFO: scanning low vcal = 180
[12:02:47.510] <TB2>     INFO: Expecting 41600 events.
[12:02:51.762] <TB2>     INFO: 41600 events read in total (3538ms).
[12:02:51.763] <TB2>     INFO: Test took 4676ms.
[12:02:51.766] <TB2>     INFO: scanning low vcal = 190
[12:02:52.185] <TB2>     INFO: Expecting 41600 events.
[12:02:56.439] <TB2>     INFO: 41600 events read in total (3539ms).
[12:02:56.440] <TB2>     INFO: Test took 4674ms.
[12:02:56.442] <TB2>     INFO: scanning low vcal = 200
[12:02:56.865] <TB2>     INFO: Expecting 41600 events.
[12:03:01.123] <TB2>     INFO: 41600 events read in total (3543ms).
[12:03:01.124] <TB2>     INFO: Test took 4681ms.
[12:03:01.127] <TB2>     INFO: scanning low vcal = 210
[12:03:01.551] <TB2>     INFO: Expecting 41600 events.
[12:03:05.794] <TB2>     INFO: 41600 events read in total (3528ms).
[12:03:05.795] <TB2>     INFO: Test took 4668ms.
[12:03:05.798] <TB2>     INFO: scanning low vcal = 220
[12:03:06.221] <TB2>     INFO: Expecting 41600 events.
[12:03:10.477] <TB2>     INFO: 41600 events read in total (3541ms).
[12:03:10.478] <TB2>     INFO: Test took 4680ms.
[12:03:10.481] <TB2>     INFO: scanning low vcal = 230
[12:03:10.908] <TB2>     INFO: Expecting 41600 events.
[12:03:15.156] <TB2>     INFO: 41600 events read in total (3533ms).
[12:03:15.157] <TB2>     INFO: Test took 4676ms.
[12:03:15.160] <TB2>     INFO: scanning low vcal = 240
[12:03:15.586] <TB2>     INFO: Expecting 41600 events.
[12:03:19.842] <TB2>     INFO: 41600 events read in total (3541ms).
[12:03:19.843] <TB2>     INFO: Test took 4683ms.
[12:03:19.846] <TB2>     INFO: scanning low vcal = 250
[12:03:20.270] <TB2>     INFO: Expecting 41600 events.
[12:03:24.534] <TB2>     INFO: 41600 events read in total (3549ms).
[12:03:24.535] <TB2>     INFO: Test took 4689ms.
[12:03:24.539] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:03:24.963] <TB2>     INFO: Expecting 41600 events.
[12:03:29.206] <TB2>     INFO: 41600 events read in total (3528ms).
[12:03:29.207] <TB2>     INFO: Test took 4668ms.
[12:03:29.214] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:03:29.633] <TB2>     INFO: Expecting 41600 events.
[12:03:33.868] <TB2>     INFO: 41600 events read in total (3520ms).
[12:03:33.868] <TB2>     INFO: Test took 4654ms.
[12:03:33.871] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:03:34.291] <TB2>     INFO: Expecting 41600 events.
[12:03:38.529] <TB2>     INFO: 41600 events read in total (3524ms).
[12:03:38.529] <TB2>     INFO: Test took 4658ms.
[12:03:38.533] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:03:38.958] <TB2>     INFO: Expecting 41600 events.
[12:03:43.190] <TB2>     INFO: 41600 events read in total (3517ms).
[12:03:43.191] <TB2>     INFO: Test took 4658ms.
[12:03:43.196] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:03:43.619] <TB2>     INFO: Expecting 41600 events.
[12:03:47.858] <TB2>     INFO: 41600 events read in total (3524ms).
[12:03:47.859] <TB2>     INFO: Test took 4663ms.
[12:03:48.409] <TB2>     INFO: PixTestGainPedestal::measure() done 
[12:03:48.412] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:03:48.413] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:03:48.413] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:03:48.413] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:03:48.414] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:03:48.414] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:03:48.414] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:03:48.414] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:03:48.414] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:03:48.415] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:03:48.415] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:03:48.415] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:03:48.415] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:03:48.415] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:03:48.415] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:03:48.416] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:04:27.109] <TB2>     INFO: PixTestGainPedestal::fit() done
[12:04:27.109] <TB2>     INFO: non-linearity mean:  0.957 0.960 0.961 0.955 0.957 0.953 0.957 0.962 0.947 0.953 0.957 0.959 0.962 0.964 0.952 0.958
[12:04:27.110] <TB2>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.006 0.005 0.006 0.007 0.006 0.007 0.006 0.005 0.006 0.005 0.005 0.007 0.006
[12:04:27.110] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:04:27.132] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:04:27.155] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:04:27.177] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:04:27.199] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:04:27.222] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:04:27.244] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:04:27.266] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:04:27.289] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:04:27.311] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:04:27.334] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:04:27.357] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:04:27.379] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:04:27.401] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:04:27.424] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:04:27.446] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-46_FPIXTest-17C-Nebraska-160329-1047_2016-03-29_10h47m_1459266434//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:04:27.469] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[12:04:27.469] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:04:27.476] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:04:27.476] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:04:27.479] <TB2>     INFO: ######################################################################
[12:04:27.479] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:04:27.479] <TB2>     INFO: ######################################################################
[12:04:27.481] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:04:27.491] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:04:27.491] <TB2>     INFO:     run 1 of 1
[12:04:27.491] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:04:27.833] <TB2>     INFO: Expecting 3120000 events.
[12:05:17.984] <TB2>     INFO: 1232720 events read in total (49436ms).
[12:06:06.393] <TB2>     INFO: 2454025 events read in total (97845ms).
[12:06:32.159] <TB2>     INFO: 3120000 events read in total (123612ms).
[12:06:32.206] <TB2>     INFO: Test took 124715ms.
[12:06:32.292] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:06:32.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:06:33.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:06:35.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:06:36.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:06:38.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:06:40.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:06:41.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:06:42.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:06:44.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:45.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:06:47.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:06:48.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:06:50.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:06:51.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:06:53.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:06:54.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:06:56.287] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434909184
[12:06:56.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:06:56.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5199, RMS = 2.19798
[12:06:56.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:06:56.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:06:56.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1469, RMS = 2.55413
[12:06:56.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:06:56.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:06:56.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9446, RMS = 1.32817
[12:06:56.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:06:56.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:06:56.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6859, RMS = 1.39014
[12:06:56.325] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:06:56.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:06:56.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3521, RMS = 1.66842
[12:06:56.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:06:56.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:06:56.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0876, RMS = 1.624
[12:06:56.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:06:56.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:06:56.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6304, RMS = 1.87978
[12:06:56.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[12:06:56.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:06:56.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1111, RMS = 1.76906
[12:06:56.328] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:06:56.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:06:56.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2882, RMS = 1.83309
[12:06:56.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:06:56.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:06:56.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8227, RMS = 1.89676
[12:06:56.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:06:56.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:06:56.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.2072, RMS = 2.82469
[12:06:56.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:06:56.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:06:56.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3788, RMS = 2.99798
[12:06:56.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:06:56.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:06:56.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.6808, RMS = 1.73645
[12:06:56.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[12:06:56.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:06:56.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.157, RMS = 1.59326
[12:06:56.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[12:06:56.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:06:56.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5303, RMS = 2.26043
[12:06:56.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:06:56.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:06:56.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2669, RMS = 2.20121
[12:06:56.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[12:06:56.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:06:56.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.1809, RMS = 1.66561
[12:06:56.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[12:06:56.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:06:56.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.78, RMS = 1.66422
[12:06:56.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[12:06:56.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:06:56.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5219, RMS = 2.17405
[12:06:56.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:06:56.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:06:56.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.2885, RMS = 2.14393
[12:06:56.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[12:06:56.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:06:56.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7868, RMS = 1.41552
[12:06:56.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:06:56.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:06:56.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2078, RMS = 1.98026
[12:06:56.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[12:06:56.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:06:56.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7576, RMS = 1.73808
[12:06:56.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:06:56.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:06:56.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5143, RMS = 2.18051
[12:06:56.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:06:56.339] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:06:56.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1015, RMS = 1.50182
[12:06:56.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:06:56.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:06:56.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7538, RMS = 1.54105
[12:06:56.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:06:56.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:06:56.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.1146, RMS = 2.17967
[12:06:56.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:06:56.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:06:56.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.3455, RMS = 1.97436
[12:06:56.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[12:06:56.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:06:56.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1553, RMS = 1.32178
[12:06:56.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:06:56.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:06:56.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9002, RMS = 1.41778
[12:06:56.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:06:56.343] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:06:56.343] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5776, RMS = 1.51869
[12:06:56.343] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:06:56.343] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:06:56.343] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4268, RMS = 2.42671
[12:06:56.343] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:06:56.346] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[12:06:56.346] <TB2>     INFO: number of dead bumps (per ROC):     4    0    0    0    0    0    0    0    0    0    0    0    1    0    2    0
[12:06:56.346] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:06:56.441] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:06:56.441] <TB2>     INFO: enter test to run
[12:06:56.441] <TB2>     INFO:   test:  no parameter change
[12:06:56.442] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[12:06:56.444] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[12:06:56.444] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[12:06:56.444] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:06:56.941] <TB2>    QUIET: Connection to board 141 closed.
[12:06:56.941] <TB2>     INFO: pXar: this is the end, my friend
[12:06:56.941] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
