$date
	Thu Aug 10 12:46:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 4 ! out_tb [3:0] $end
$var reg 1 " clk_tb $end
$var reg 1 # rst_tb $end
$scope module u_counter0 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
1"
b0 !
$end
#5000
0"
#10000
1"
#15000
0"
#20000
b1 !
b1 $
1"
0#
#25000
0"
#30000
b10 !
b10 $
1"
#35000
0"
#40000
b11 !
b11 $
1"
#45000
0"
#50000
b100 !
b100 $
1"
#55000
0"
#60000
b101 !
b101 $
1"
#65000
0"
#70000
b110 !
b110 $
1"
#75000
0"
#80000
b111 !
b111 $
1"
#85000
0"
#90000
b1000 !
b1000 $
1"
#95000
0"
#100000
b1001 !
b1001 $
1"
#105000
0"
#110000
b1010 !
b1010 $
1"
#115000
0"
#120000
b1011 !
b1011 $
1"
#125000
0"
#130000
b1100 !
b1100 $
1"
#135000
0"
#140000
b1101 !
b1101 $
1"
#145000
0"
#150000
b1110 !
b1110 $
1"
#155000
0"
#160000
b1111 !
b1111 $
1"
#165000
0"
#170000
b0 !
b0 $
1"
