$date
	Sun Sep 03 15:18:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RegFile_tb $end
$var wire 32 ! R2 [31:0] $end
$var wire 32 " R1 [31:0] $end
$var reg 32 # Rd_dat [31:0] $end
$var reg 1 $ clk $end
$var reg 5 % rd [4:0] $end
$var reg 5 & rs1 [4:0] $end
$var reg 5 ' rs2 [4:0] $end
$var reg 1 ( rst_n $end
$var reg 1 ) wen $end
$scope module _inst_regfile $end
$var wire 32 * Rd_dat [31:0] $end
$var wire 1 $ clk $end
$var wire 5 + rd [4:0] $end
$var wire 5 , rs1 [4:0] $end
$var wire 5 - rs2 [4:0] $end
$var wire 1 ( rst_n $end
$var wire 1 ) wen $end
$var reg 32 . R1 [31:0] $end
$var reg 32 / R2 [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
1(
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#1
1$
#2
b100000 0
0(
0$
#3
b100000 0
1$
#4
1(
0$
#5
1$
#6
b11 %
b11 +
0$
#7
b1111101000 #
b1111101000 *
1$
#8
0$
#9
1)
1$
#10
0$
#11
0)
1$
#12
0$
#13
1$
#14
0$
#15
b1111101000 "
b1111101000 .
b1 %
b1 +
b1 '
b1 -
b11 &
b11 ,
1$
#16
b1 #
b1 *
0$
#17
b1 !
b1 /
1)
1$
#18
0$
#19
0)
1$
#20
0$
#21
1$
#22
0$
#23
b0 "
b0 .
b11 %
b11 +
b0 &
b0 ,
1$
#24
b1100100 #
b1100100 *
0$
#25
1)
1$
#26
0$
#27
0)
1$
#28
0$
#29
1$
#30
0$
#31
1$
#32
0$
#33
1$
#34
0$
#35
1$
#36
0$
#37
1$
#38
0$
#39
1$
#40
0$
#41
1$
#42
0$
#43
1$
#44
0$
#45
1$
#46
0$
#47
1$
#48
0$
#49
1$
#50
0$
#51
1$
#52
0$
#53
1$
#54
0$
#55
1$
#56
0$
#57
1$
#58
0$
#59
1$
#60
0$
#61
1$
#62
0$
#63
1$
#64
0$
#65
1$
#66
0$
#67
1$
#68
0$
#69
1$
#70
0$
#71
1$
#72
0$
#73
1$
#74
0$
#75
1$
#76
0$
#77
1$
#78
0$
#79
1$
#80
0$
#81
1$
#82
0$
#83
1$
#84
0$
#85
1$
#86
0$
#87
1$
#88
0$
#89
1$
#90
0$
#91
1$
#92
0$
#93
1$
#94
0$
#95
1$
#96
0$
#97
1$
#98
0$
#99
1$
#100
0$
#101
1$
#102
0$
#103
1$
#104
0$
#105
1$
#106
0$
#107
1$
#108
0$
#109
1$
#110
0$
#111
1$
#112
0$
#113
1$
#114
0$
#115
1$
#116
0$
#117
1$
#118
0$
#119
1$
#120
0$
#121
1$
#122
0$
#123
1$
#124
0$
#125
1$
#126
0$
#127
1$
