Line 345: RRC triggered MAC[%d] HO RACH, RACH[%d] is ended
Line 351: RRC triggered MAC[%d] RACH, but RACH[%d] is on-going
Line 409: MAC[%d] triggered RACH, but RACH[%d] is on-going
Line 491: pTempRBSchedInfo==NULL !!
Line 633: MAC Released %d
Line 654: RACH Group[%d], ID[%d]
Line 707: RAP on an SCell(sCellIndex:%d) is aborted because the SCell is deactivated.
Line 724: |UE -> eNB|  MSG1 : RACH (Entity[%d] Group[%d] ID[%d] Cause[%d])
Line 807: LTE_CMAC_RACH_START_CNF malloc fail
Line 818: RA not triggerd or canceled
Line 853: Twait timer[%d] expired [%d]
Line 900: RAP on an SCell(sCellIndex:%d) is aborted because the SCell is deactivated.
Line 909: RACH on SCell(idx:%d) is unsuccessfully completed
Line 923: LTE_CMAC_RACH_STATUS_IND malloc fail
Line 1037: CR timer[%d] expired [%d]
Line 1043: Sent CCCH 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X
Line 1048: Sent Msg3 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X
Line 1145: The RA procedure on an SCell by PDCCH order is unsuccessfully completed.
Line 1154: LTE_CMAC_RACH_STATUS_IND malloc fail
Line 1258: CR OK [%d]
Line 1272: LTE_CMAC_RACH_STATUS_IND malloc fail
Line 1299: DSP CR Success,,,invalid RA cause[%d]
Line 1330: LTE_CMAC_PUCCH_SRS_RELEASE_IND malloc fail
Line 1334: DSR MAX FAIL & PUCCH RELEASE
Line 1380: |UE <- eNB| CR OK, <<< HO Success[%d] >>>
Line 1402: Invalid DRACH_CMD_SUCCESS[%d]
Line 1455: RAP by PDCCH order: Another (Cause:%d) is already on-going.
Line 1491: PDCCH order:RAP on SCell(%d): The SCell is not activated
Line 1497: PDCCH order:RAP on SCell(%d): The SCell belongs to pTAG (invalid).
Line 1503: PDCCH order:RAP on SCell(%d): ra-PreambleIndex is 0x0 (invalid).
Line 1545: RAP by PDCCH order: Another (Cause:%d) is already on-going.
Line 1549: Repeater RACH Triggered
Line 1592: StackId[%d] BackOff timer[%d] expired
Line 1628: CR OK
Line 1637: LTE_CMAC_RACH_STATUS_IND malloc fail
Line 1669: LTE_CMAC_RACH_STATUS_IND malloc fail
Line 1696: CR OK (RA on an SCell by PDCCH order)
Line 1700: CR status check,,,invalid RA cause
Line 1715: The RA procedure on an SCell by PDCCH order is unsuccessfully completed.
Line 1723: LTE_CMAC_RACH_STATUS_IND malloc fail
Line 1778: Invalid LTE_L2LTX_L2LRX_CR_STATUS_IND[%d]
Line 1804: PUCCH-SR -> RA-SR : Stack[%d], MacEntity[%d]
Line 1878: LTE_CMAC_RACH_STATUS_IND malloc fail
Line 1978: RA is not going on
Line 2072: DSDS RACH Stop & Resume
