#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Aug  5 20:05:11 2021
# Process ID: 6936
# Current directory: C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15992 C:\Users\uxli\Documents\GitHub\Xu.Test\test_dmac\dmac_ip\dmac_ip.xpr
# Log file: C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/vivado.log
# Journal file: C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.xpr
INFO: [Project 1-313] Project file moved from 'B:/test_dmac/dmac_ip' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1', nor could it be found using path 'B:/test_dmac/dmac_ip/dmac_ip.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.617 ; gain = 0.000
update_compile_order -fileset sources_1
create_peripheral xilinx.com user my_axi_ip 1.0 -dir C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
set_property  ip_repo_paths  {C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo/my_axi_ip_1.0 C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/my_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/myip_1.0'.
source -notrace c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/my_axi_ip_1.0/example_designs/bfm_design/design.tcl
Wrote  : <C:\Users\uxli\Documents\GitHub\Xu.Test\test_dmac\dmac_ip\dmac_ip.srcs\sources_1\bd\my_axi_ip_v1_0_bfm_1\my_axi_ip_v1_0_bfm_1.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1243.617 ; gain = 0.000
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
Slave segment '/my_axi_ip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/master_0/Master_AXI' at <0x44A0_0000 [ 64K ]>.
Slave segment '/slave_0/S_AXI/Reg' is being assigned into address space '/my_axi_ip_0/M00_AXI' at <0x44A0_0000 [ 64K ]>.
INFO: [BD 41-1662] The design 'my_axi_ip_v1_0_bfm_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\uxli\Documents\GitHub\Xu.Test\test_dmac\dmac_ip\dmac_ip.srcs\sources_1\bd\my_axi_ip_v1_0_bfm_1\my_axi_ip_v1_0_bfm_1.bd> 
Wrote  : <C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sources_1/bd/my_axi_ip_v1_0_bfm_1/ui/bd_87becb20.ui> 
VHDL Output written to : C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/synth/my_axi_ip_v1_0_bfm_1.v
VHDL Output written to : C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/sim/my_axi_ip_v1_0_bfm_1.v
VHDL Output written to : C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/hdl/my_axi_ip_v1_0_bfm_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.961 ; gain = 237.047
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'my_axi_ip_v1_0_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [BD 41-1662] The design 'my_axi_ip_v1_0_bfm_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\uxli\Documents\GitHub\Xu.Test\test_dmac\dmac_ip\dmac_ip.srcs\sources_1\bd\my_axi_ip_v1_0_bfm_1\my_axi_ip_v1_0_bfm_1.bd> 
Wrote  : <C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sources_1/bd/my_axi_ip_v1_0_bfm_1/ui/bd_87becb20.ui> 
VHDL Output written to : C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/synth/my_axi_ip_v1_0_bfm_1.v
VHDL Output written to : C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/sim/my_axi_ip_v1_0_bfm_1.v
VHDL Output written to : C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/hdl/my_axi_ip_v1_0_bfm_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_axi_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slave_0 .
Exporting to file C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/hw_handoff/my_axi_ip_v1_0_bfm_1.hwh
Generated Block Design Tcl file C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/hw_handoff/my_axi_ip_v1_0_bfm_1_bd.tcl
Generated Hardware Definition File C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.gen/sources_1/bd/my_axi_ip_v1_0_bfm_1/synth/my_axi_ip_v1_0_bfm_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'my_axi_ip_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj my_axi_ip_v1_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0/sim/my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_master_0_0/sim/my_axi_ip_v1_0_bfm_1_master_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_master_0_0/sim/my_axi_ip_v1_0_bfm_1_master_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_master_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_slave_0_0/sim/my_axi_ip_v1_0_bfm_1_slave_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_slave_0_0/sim/my_axi_ip_v1_0_bfm_1_slave_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/sim/my_axi_ip_v1_0_bfm_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sources_1/imports/hdl/my_axi_ip_v1_0_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sim_1/imports/bfm_design/my_axi_ip_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim'
"xelab -wto 53373002cf6644d9943d9f69ad51d6c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_axi_ip_v1_0_tb_behav xil_defaultlib.my_axi_ip_v1_0_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 53373002cf6644d9943d9f69ad51d6c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot my_axi_ip_v1_0_tb_behav xil_defaultlib.my_axi_ip_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'M00_AXIS_0_tready' is not connected on this instance [C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sim_1/imports/bfm_design/my_axi_ip_v1_0_tb.sv:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_master_0_0
Compiling module xil_defaultlib.my_axi_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.my_axi_ip_v1_0_M00_AXI(C_M_AXI_A...
Compiling module xil_defaultlib.my_axi_ip_v1_0_S00_AXIS_default
Compiling module xil_defaultlib.my_axi_ip_v1_0_M00_AXIS_default
Compiling module xil_defaultlib.my_axi_ip_v1_0(C_M00_AXI_AWUSER_...
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_my_axi_ip_0...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=1,C_A...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_WID_WI...
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_slave_0_0
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1
Compiling module xil_defaultlib.my_axi_ip_v1_0_bfm_1_wrapper
Compiling module xil_defaultlib.my_axi_ip_v1_0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_axi_ip_v1_0_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim/xsim.dir/my_axi_ip_v1_0_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  5 20:08:13 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1606.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_axi_ip_v1_0_tb_behav -key {Behavioral:sim_1:Functional:my_axi_ip_v1_0_tb} -tclbatch {my_axi_ip_v1_0_tb.tcl} -protoinst "protoinst_files/my_axi_ip_v1_0_bfm_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/my_axi_ip_v1_0_bfm_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /my_axi_ip_v1_0_tb/DUT/my_axi_ip_v1_0_bfm_1_i//master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_axi_ip_v1_0_tb/DUT/my_axi_ip_v1_0_bfm_1_i//my_axi_ip_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_axi_ip_v1_0_tb/DUT/my_axi_ip_v1_0_bfm_1_i//my_axi_ip_0/M00_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /my_axi_ip_v1_0_tb/DUT/my_axi_ip_v1_0_bfm_1_i//my_axi_ip_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /my_axi_ip_v1_0_tb/DUT/my_axi_ip_v1_0_bfm_1_i//my_axi_ip_0/S00_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /my_axi_ip_v1_0_tb/DUT/my_axi_ip_v1_0_bfm_1_i//slave_0/S_AXI
Time resolution is 1 ps
source my_axi_ip_v1_0_tb.tcl
WARNING: [Wavedata 42-489] Can't add object "/my_axi_ip_v1_0_tb/mtestWUSER" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/my_axi_ip_v1_0_tb/mtestRUSER" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /my_axi_ip_v1_0_tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/rd_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/mst_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/write_strb was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/slv_agent_0 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_mastermode_start_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_mastermode_end_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/passthrough_slavemode_end_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/pss_wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/pss_rd_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/reactive_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/rd_payload_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/wr_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/rd_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/wr_reactive was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/rd_reactive was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/wr_reactive2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/rd_reactive2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/bready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/rready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/awready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/wready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/arready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/bready_gen2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/rready_gen2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/awready_gen2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/wready_gen2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/arready_gen2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/data_mem was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /my_axi_ip_v1_0_tb/mst_agent_0 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
XilinxAXIVIP: Found at Path: my_axi_ip_v1_0_tb.DUT.my_axi_ip_v1_0_bfm_1_i.master_0.inst
XilinxAXIVIP: Found at Path: my_axi_ip_v1_0_tb.DUT.my_axi_ip_v1_0_bfm_1_i.slave_0.inst
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Sequential read transfers example similar to  AXI BFM READ_BURST method starts
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000001 actual   = 0x0000000000000000000000000000000000000000000000000000000000000001
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000002 actual   = 0x0000000000000000000000000000000000000000000000000000000000000002
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000003 actual   = 0x0000000000000000000000000000000000000000000000000000000000000003
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000004 actual   = 0x0000000000000000000000000000000000000000000000000000000000000004
Sequential read transfers example similar to  AXI BFM READ_BURST method completes
Sequential read transfers example similar to  AXI VIP READ_BURST method completes
---------------------------------------------------------
EXAMPLE TEST S00_AXI: PTGEN_TEST_FINISHED!
PTGEN_TEST: PASSED!
---------------------------------------------------------
EXAMPLE TEST M00_AXI:
M00_AXI: PTGEN_TEST_FINISHED!
PTGEN_TEST: PASSED!
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 48956 ns : File "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sim_1/imports/bfm_design/my_axi_ip_v1_0_tb.sv" Line 164
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.238 ; gain = 70.965
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_axi_ip_v1_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.238 ; gain = 106.293
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_peripheral xilinx.com user my_axi_full_master 1.0 -dir C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo
add_peripheral_interface FULL_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
add_peripheral_interface LITE_AXI -interface_mode master -axi_type lite [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
set_property  ip_repo_paths  {C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo/my_axi_full_master_1.0 C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/my_axi_ip_1.0 C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/my_axi_full_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/my_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/myip_1.0'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  6 19:24:25 2021...
