# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zc706_dac.srcs/sources_1/new/ddr_main.vhd" \

# Do not sort compile order
nosort
