run:
	iverilog D_Latch.v D_Latch_Inputs.v && ./a.out