#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan 15 00:34:37 2025
# Process ID: 13480
# Current directory: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1
# Command line: vivado.exe -log design_1_FIR_Direct_Form_IV_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FIR_Direct_Form_IV_0_0.tcl
# Log file: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1/design_1_FIR_Direct_Form_IV_0_0.vds
# Journal file: C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1\vivado.jou
# Running On: digitalWindows, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 17057 MB
#-----------------------------------------------------------
source design_1_FIR_Direct_Form_IV_0_0.tcl -notrace
Command: synth_design -top design_1_FIR_Direct_Form_IV_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16476
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:16]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FIR_Direct_Form_IV_0_0' [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/synth/design_1_FIR_Direct_Form_IV_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FIR_Direct_Form_IV' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_nbit' (1#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_nbit__parameterized0' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_nbit__parameterized0' (1#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Register_nbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mul_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mul_nbit' (2#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Mul_nbit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder_nbit' (3#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/Adder_nbit.v:3]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
WARNING: [Synth 8-689] width (24) of port connection 'input0' does not match port width (23) of module 'Adder_nbit' [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:99]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:17]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Direct_Form_IV' (4#1) [C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.srcs/sources_1/new/FIR_Direct_Form_IV.v:3]
WARNING: [Synth 8-7023] instance 'inst' of module 'FIR_Direct_Form_IV' has 4 connections declared, but only 3 given [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/synth/design_1_FIR_Direct_Form_IV_0_0.v:77]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FIR_Direct_Form_IV_0_0' (5#1) [c:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.gen/sources_1/bd/design_1/ip/design_1_FIR_Direct_Form_IV_0_0/synth/design_1_FIR_Direct_Form_IV_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 4     
+---Registers : 
	               23 Bit    Registers := 5     
	               14 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/genblk2[0].reg_inst/register_int_reg, operation Mode is: (A*(B:0xf))'.
DSP Report: register inst/genblk2[0].reg_inst/register_int_reg is absorbed into DSP inst/genblk2[0].reg_inst/register_int_reg.
DSP Report: operator inst/genblk3[0].mult_inst/output0 is absorbed into DSP inst/genblk2[0].reg_inst/register_int_reg.
DSP Report: Generating DSP inst/genblk4[0].add_inst/output0, operation Mode is: C+(A2*(B:0x3a))'.
DSP Report: register inst/genblk1[0].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[0].add_inst/output0.
DSP Report: register inst/genblk2[1].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[0].add_inst/output0.
DSP Report: operator inst/genblk4[0].add_inst/output0 is absorbed into DSP inst/genblk4[0].add_inst/output0.
DSP Report: operator inst/genblk3[1].mult_inst/output0 is absorbed into DSP inst/genblk4[0].add_inst/output0.
DSP Report: Generating DSP inst/genblk4[1].add_inst/output0, operation Mode is: PCIN+(A''*(B:0x55))'.
DSP Report: register inst/genblk1[0].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[1].add_inst/output0.
DSP Report: register inst/genblk1[1].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[1].add_inst/output0.
DSP Report: register inst/genblk2[2].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[1].add_inst/output0.
DSP Report: operator inst/genblk4[1].add_inst/output0 is absorbed into DSP inst/genblk4[1].add_inst/output0.
DSP Report: operator inst/genblk3[2].mult_inst/output0 is absorbed into DSP inst/genblk4[1].add_inst/output0.
DSP Report: Generating DSP inst/genblk4[2].add_inst/output0, operation Mode is: PCIN+(ACIN''*(B:0x3a))'.
DSP Report: register inst/genblk1[1].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[2].add_inst/output0.
DSP Report: register inst/genblk1[2].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[2].add_inst/output0.
DSP Report: register inst/genblk2[3].reg_inst/register_int_reg is absorbed into DSP inst/genblk4[2].add_inst/output0.
DSP Report: operator inst/genblk4[2].add_inst/output0 is absorbed into DSP inst/genblk4[2].add_inst/output0.
DSP Report: operator inst/genblk3[3].mult_inst/output0 is absorbed into DSP inst/genblk4[2].add_inst/output0.
INFO: [Synth 8-3917] design design_1_FIR_Direct_Form_IV_0_0 has port output0[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_FIR_Direct_Form_IV_0_0 has port output0[13] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_FIR_Direct_Form_IV_0_0 | (A*(B:0xf))'            | 14     | 4      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_FIR_Direct_Form_IV_0_0 | C+(A2*(B:0x3a))'        | 14     | 6      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|design_1_FIR_Direct_Form_IV_0_0 | PCIN+(A''*(B:0x55))'    | 14     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_FIR_Direct_Form_IV_0_0 | PCIN+(ACIN''*(B:0x3a))' | 14     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_FIR_Direct_Form_IV_0_0 | inst/genblk1[3].reg_inst/register_int_reg[13] | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
+--------------------------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    11|
|2     |DSP48E1 |     4|
|3     |LUT1    |     7|
|4     |LUT2    |    28|
|5     |SRL16E  |    14|
|6     |FDRE    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------------+------+
|      |Instance                   |Module                          |Cells |
+------+---------------------------+--------------------------------+------+
|1     |top                        |                                |    96|
|2     |  inst                     |FIR_Direct_Form_IV              |    96|
|3     |    \genblk2[0].reg_inst   |Register_nbit__parameterized0   |     1|
|4     |    \genblk2[4].reg_inst   |Register_nbit__parameterized0_1 |    18|
|5     |    \genblk3[4].mult_inst  |Mul_nbit                        |    12|
|6     |    \genblk4[0].add_inst   |Adder_nbit                      |     1|
|7     |    \genblk4[1].add_inst   |Adder_nbit_2                    |     1|
|8     |    \genblk4[2].add_inst   |Adder_nbit_3                    |     1|
|9     |    \genblk4[3].add_inst   |Adder_nbit_4                    |    24|
|10    |    \genblk1[2].reg_inst   |Register_nbit                   |    14|
|11    |    \genblk1[3].reg_inst   |Register_nbit_0                 |    24|
+------+---------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.277 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1419.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8ea3440d
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.277 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1/design_1_FIR_Direct_Form_IV_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1646.348 ; gain = 227.070
WARNING: [Coretcl 2-1799] Unable to create IP cache entry for IP design_1_FIR_Direct_Form_IV_0_0: Unable to determine cache-id for IP design_1_FIR_Direct_Form_IV_0_0
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/Vivado_pro/Session_3/FIR Fileter Pipeline/project_FIR/project_2.runs/design_1_FIR_Direct_Form_IV_0_0_synth_1/design_1_FIR_Direct_Form_IV_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FIR_Direct_Form_IV_0_0_utilization_synth.rpt -pb design_1_FIR_Direct_Form_IV_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 00:35:21 2025...
