HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\DFF_Debouncing_Button.vhd'.||Top_SEND.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\clock_enable_debouncing_button.vhd'.||Top_SEND.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd'.||Top_SEND.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||Top_SEND.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\Debouncing_Button_VHDL.vhd'.||Top_SEND.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd'.||Top_SEND.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'.||Top_SEND.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0.vhd'.||Top_SEND.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\Top_SEND\Top_SEND.vhd'.||Top_SEND.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/59||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top_SEND.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/63||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top_send.rtl.||Top_SEND.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/64||Top_SEND.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top_SEND\Top_SEND.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.outbuf.syn_black_box.||Top_SEND.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/65||smartfusion2.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/413
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||Top_SEND.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/67||OSC_C0.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||Top_SEND.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/68||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||Top_SEND.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/69||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||Top_SEND.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/71||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||Top_SEND.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/73||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||Top_SEND.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/77||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||Top_SEND.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/78||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||Top_SEND.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/79||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||Top_SEND.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/80||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||Top_SEND.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/81||OSC_C0_OSC_C0_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_demo.behavioral.||Top_SEND.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/86||GPIO_Demo.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/52
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_state_type. For example, enumeration rst_reg is mapped to "1000000".||Top_SEND.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/87||GPIO_Demo.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/94
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top_SEND.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/88||GPIO_Demo.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/253
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 0 to 26 ||Top_SEND.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/89||GPIO_Demo.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/294
Implementation;Synthesis||CD638||@W:Signal tmrval is undriven. Either assign the signal a value or remove the signal declaration.||Top_SEND.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/90||GPIO_Demo.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_ctrl.behavioral.||Top_SEND.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/91||UART_TX_CTRL.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/42
Implementation;Synthesis||CD233||@N: Using sequential encoding for type tx_state_type.||Top_SEND.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/92||UART_TX_CTRL.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/52
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top_SEND.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/93||UART_TX_CTRL.vhd(97);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/97
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 9 to 0 ||Top_SEND.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/94||UART_TX_CTRL.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/147
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(0) is always 0.||Top_SEND.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/100||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(1) is always 1.||Top_SEND.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/101||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(2) is always 0.||Top_SEND.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/102||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(3) is always 1.||Top_SEND.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/103||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(4) is always 0.||Top_SEND.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/104||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(5) is always 0.||Top_SEND.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/105||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(6) is always 0.||Top_SEND.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/106||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_24(7) is always 0.||Top_SEND.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/107||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(0) is always 0.||Top_SEND.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/108||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(1) is always 1.||Top_SEND.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/109||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(2) is always 0.||Top_SEND.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/110||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(3) is always 1.||Top_SEND.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/111||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(4) is always 0.||Top_SEND.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/112||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(5) is always 0.||Top_SEND.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/113||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(6) is always 0.||Top_SEND.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/114||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_25(7) is always 0.||Top_SEND.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/115||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(0) is always 1.||Top_SEND.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/116||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(1) is always 0.||Top_SEND.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/117||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(2) is always 1.||Top_SEND.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/118||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(3) is always 1.||Top_SEND.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/119||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(4) is always 0.||Top_SEND.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/120||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(5) is always 0.||Top_SEND.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/121||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(6) is always 0.||Top_SEND.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/122||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_26(7) is always 0.||Top_SEND.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/123||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_0(0) is always 0.||Top_SEND.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/124||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_0(1) is always 1.||Top_SEND.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/125||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_0(2) is always 0.||Top_SEND.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/126||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_0(4) is always 0.||Top_SEND.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/127||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_0(5) is always 0.||Top_SEND.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/128||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_0(7) is always 0.||Top_SEND.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/129||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_1(0) is always 1.||Top_SEND.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/130||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_1(1) is always 0.||Top_SEND.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/131||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_1(2) is always 1.||Top_SEND.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/132||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_1(7) is always 0.||Top_SEND.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/133||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_2(0) is always 0.||Top_SEND.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/134||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_2(3) is always 0.||Top_SEND.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/135||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_2(6) is always 1.||Top_SEND.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/136||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_2(7) is always 0.||Top_SEND.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/137||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_3(1) is always 0.||Top_SEND.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/138||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_3(3) is always 0.||Top_SEND.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/139||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_3(6) is always 1.||Top_SEND.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/140||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_3(7) is always 0.||Top_SEND.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/141||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_4(0) is always 1.||Top_SEND.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/142||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_4(1) is always 1.||Top_SEND.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/143||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_4(6) is always 1.||Top_SEND.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/144||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_4(7) is always 0.||Top_SEND.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/145||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_5(3) is always 1.||Top_SEND.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/146||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_5(6) is always 1.||Top_SEND.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/147||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_5(7) is always 0.||Top_SEND.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/148||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_6(2) is always 0.||Top_SEND.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/149||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_6(3) is always 0.||Top_SEND.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/150||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_6(7) is always 0.||Top_SEND.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/151||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_7(2) is always 0.||Top_SEND.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/152||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_7(3) is always 0.||Top_SEND.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/153||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_7(4) is always 1.||Top_SEND.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/154||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_7(5) is always 1.||Top_SEND.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/155||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_7(7) is always 0.||Top_SEND.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/156||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_8(0) is always 0.||Top_SEND.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/157||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_8(2) is always 0.||Top_SEND.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/158||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_8(3) is always 0.||Top_SEND.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/159||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_8(5) is always 1.||Top_SEND.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/160||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_8(7) is always 0.||Top_SEND.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/161||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_9(0) is always 1.||Top_SEND.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/162||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_9(2) is always 1.||Top_SEND.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/163||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_9(3) is always 0.||Top_SEND.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/164||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_9(4) is always 0.||Top_SEND.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/165||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_9(6) is always 1.||Top_SEND.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/166||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_9(7) is always 0.||Top_SEND.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/167||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_10(2) is always 0.||Top_SEND.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/168||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_10(3) is always 0.||Top_SEND.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/169||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_10(4) is always 1.||Top_SEND.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/170||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_10(6) is always 1.||Top_SEND.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/171||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_10(7) is always 0.||Top_SEND.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/172||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_11(0) is always 1.||Top_SEND.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/173||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_11(2) is always 0.||Top_SEND.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/174||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_11(6) is always 1.||Top_SEND.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/175||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_11(7) is always 0.||Top_SEND.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/176||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_12(4) is always 0.||Top_SEND.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/177||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_12(7) is always 0.||Top_SEND.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/178||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_13(2) is always 1.||Top_SEND.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/179||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_13(4) is always 0.||Top_SEND.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/180||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_13(5) is always 1.||Top_SEND.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/181||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_13(7) is always 0.||Top_SEND.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/182||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_14(0) is always 1.||Top_SEND.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/183||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_14(1) is always 0.||Top_SEND.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/184||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_14(2) is always 1.||Top_SEND.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/185||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_14(3) is always 0.||Top_SEND.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/186||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_14(6) is always 1.||Top_SEND.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/187||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_14(7) is always 0.||Top_SEND.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/188||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_15(1) is always 0.||Top_SEND.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/189||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_15(3) is always 0.||Top_SEND.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/190||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_15(6) is always 1.||Top_SEND.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/191||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_15(7) is always 0.||Top_SEND.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/192||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_16(3) is always 0.||Top_SEND.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/193||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_16(6) is always 1.||Top_SEND.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/194||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_16(7) is always 0.||Top_SEND.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/195||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_17(3) is always 0.||Top_SEND.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/196||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_17(6) is always 1.||Top_SEND.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/197||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_17(7) is always 0.||Top_SEND.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/198||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL189||@N: Register bit string_load_process.sendStr_18(0) is always 0.||Top_SEND.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/199||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_0(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/202||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of sendStr_0(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/203||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of sendStr_0(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/204||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_1(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/205||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of sendStr_1(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/206||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/207||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/208||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of sendStr_2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/209||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/210||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_3(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/211||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of sendStr_3(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/212||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/213||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of sendStr_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/214||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/215||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_5(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/216||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_6(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/217||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of sendStr_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/218||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_7(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/219||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 2 of sendStr_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/220||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/221||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/222||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/223||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/224||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_9(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/225||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 2 of sendStr_9(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/226||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of sendStr_9(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/227||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_10(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/228||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 2 of sendStr_10(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/229||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_11(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/230||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of sendStr_11(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/231||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of sendStr_11(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/232||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_12(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/233||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of sendStr_12(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/234||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_13(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/235||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of sendStr_13(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/236||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of sendStr_13(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/237||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_14(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/238||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of sendStr_14(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/239||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_15(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/240||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_15(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/241||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of sendStr_15(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/242||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_16(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/243||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_16(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/244||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_17(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/245||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_17(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/246||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/247||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/248||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/249||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/250||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_19(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/251||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of sendStr_19(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/252||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_20(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/253||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of sendStr_20(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/254||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_21(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/255||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of sendStr_21(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/256||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of sendStr_21(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/257||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of sendStr_22(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/258||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 3 of sendStr_22(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/259||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of sendStr_22(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/260||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of sendStr_23(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/261||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of sendStr_23(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/262||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of sendStr_23(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/263||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 2 of strEnd(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/264||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CD630||@N: Synthesizing work.debouncing_button_vhdl.behavioral.||Top_SEND.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/266||Debouncing_Button_VHDL.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Debouncing_Button_VHDL.vhd'/linenumber/21
Implementation;Synthesis||CD638||@W:Signal q2 is undriven. Either assign the signal a value or remove the signal declaration.||Top_SEND.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/267||Debouncing_Button_VHDL.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Debouncing_Button_VHDL.vhd'/linenumber/30
Implementation;Synthesis||CD638||@W:Signal q2_bar is undriven. Either assign the signal a value or remove the signal declaration.||Top_SEND.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/268||Debouncing_Button_VHDL.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Debouncing_Button_VHDL.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.dff_debouncing_button.behavioral.||Top_SEND.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/269||DFF_Debouncing_Button.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\DFF_Debouncing_Button.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_enable_debouncing_button.behavioral.||Top_SEND.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/273||clock_enable_debouncing_button.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_enable_debouncing_button.vhd'/linenumber/22
Implementation;Synthesis||CL279||@W:Pruning register bits 27 to 18 of counter(27 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/284||clock_enable_debouncing_button.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_enable_debouncing_button.vhd'/linenumber/34
Implementation;Synthesis||CL260||@W:Pruning register bit 9 of txData(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/291||UART_TX_CTRL.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/134
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of txData(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/292||UART_TX_CTRL.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register txState.||Top_SEND.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/293||UART_TX_CTRL.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/81
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of uartData(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/296||GPIO_Demo.vhd(291);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/291
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uartState.||Top_SEND.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/297||GPIO_Demo.vhd(224);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/224
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uartState||Top_SEND.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/307||GPIO_Demo.vhd(224);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/224
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of sendStr_6(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/308||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of sendStr_7(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/309||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of sendStr_13(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/310||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of strEnd(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/311||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of sendStr_12(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_SEND.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/312||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of sendStr_21(3 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_SEND.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/313||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL177||@W:Sharing sequential element sendStr_7 and merging sendStr_6. Add a syn_preserve attribute to the element to prevent sharing.||Top_SEND.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/314||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL177||@W:Sharing sequential element sendStr_12 and merging sendStr_6. Add a syn_preserve attribute to the element to prevent sharing.||Top_SEND.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/315||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL177||@W:Sharing sequential element sendStr_13 and merging sendStr_6. Add a syn_preserve attribute to the element to prevent sharing.||Top_SEND.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/316||GPIO_Demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Top_SEND.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/319||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Debouncing_Button_VHDL_0_0.clock_enable_generator.counter[17:0] is being ignored due to limitations in architecture. ||Top_SEND.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/453||clock_enable_debouncing_button.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_enable_debouncing_button.vhd'/linenumber/34
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Debouncing_Button_VHDL_0_0.Debouncing_FF1.Q is being ignored due to limitations in architecture. ||Top_SEND.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/454||dff_debouncing_button.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\DFF_Debouncing_Button.vhd'/linenumber/16
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance GPIO_demo_0.Inst_UART_TX_CTRL.txState[1:0] is being ignored due to limitations in architecture. ||Top_SEND.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/455||uart_tx_ctrl.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/81
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance GPIO_demo_0.Inst_UART_TX_CTRL.bitTmr[13:0] is being ignored due to limitations in architecture. ||Top_SEND.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/456||uart_tx_ctrl.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/105
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance GPIO_demo_0.Inst_UART_TX_CTRL.txBit is being ignored due to limitations in architecture. ||Top_SEND.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/457||uart_tx_ctrl.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/143
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.Inst_UART_TX_CTRL.txBit with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/458||uart_tx_ctrl.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/143
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance GPIO_demo_0.uartData[6:0] is being ignored due to limitations in architecture. ||Top_SEND.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/459||gpio_demo.vhd(291);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/291
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance GPIO_demo_0.reset_cntr[17:0] is being ignored due to limitations in architecture. ||Top_SEND.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/460||gpio_demo.vhd(212);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/212
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance GPIO_demo_0.uartSend is being ignored due to limitations in architecture. ||Top_SEND.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/461||gpio_demo.vhd(291);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/291
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_23[5] because it is equivalent to instance GPIO_demo_0.sendStr_22[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/462||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_22[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/463||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_13[3] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/464||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_22[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/465||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_9[1] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/466||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_22[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/467||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_20[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/468||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_15[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/469||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_3[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/470||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_17[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_16[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/471||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_16[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_14[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/472||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_5[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_14[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/473||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_2[2:1] because it is equivalent to instance GPIO_demo_0.sendStr_14[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/474||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.strEnd[0] because it is equivalent to instance GPIO_demo_0.sendStr_21[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/475||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_6[0] because it is equivalent to instance GPIO_demo_0.sendStr_21[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/476||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_5[2:0] because it is equivalent to instance GPIO_demo_0.sendStr_11[5:3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/477||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_18[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/478||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_8[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/479||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_7[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/480||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_13[6] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/481||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_20[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/482||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_19[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/483||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_10[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/484||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_9[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/485||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_18[4] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/486||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_8[4] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/487||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_18[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/488||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_15[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/489||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_3[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/490||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_11[1] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/491||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_8[1] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/492||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_19[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/493||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_3[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_15[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/494||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_2[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_15[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/495||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_23[3:2] because it is equivalent to instance GPIO_demo_0.sendStr_15[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/496||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_15[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_10[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/497||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_21[6:5] because it is equivalent to instance GPIO_demo_0.sendStr_12[6:5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/498||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_12[6:5] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/499||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_6[6:4] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/500||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_1[6:3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/501||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_0[6] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/502||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_14[5:4] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/503||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_11[5:3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/504||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_4[5:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/505||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_17[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/506||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_16[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/507||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_21[2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/508||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_10[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/509||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance GPIO_demo_0.sendStr_0[3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_SEND.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/510||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist Top_SEND ||Top_SEND.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/523||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 189 sequential elements including Debouncing_Button_VHDL_0.clock_enable_generator.counter[17:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top_SEND.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/549||clock_enable_debouncing_button.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_enable_debouncing_button.vhd'/linenumber/34
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top_SEND.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/551||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.clock_enable_debouncing_button(behavioral) instance counter[17:0] ||Top_SEND.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/624||clock_enable_debouncing_button.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_enable_debouncing_button.vhd'/linenumber/34
Implementation;Synthesis||BN132||@W:Removing sequential instance GPIO_demo_0.sendStr_21[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/634||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||MO231||@N: Found counter in view:work.GPIO_demo(behavioral) instance reset_cntr[17:0] ||Top_SEND.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/635||gpio_demo.vhd(212);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/212
Implementation;Synthesis||MO231||@N: Found counter in view:work.GPIO_demo(behavioral) instance strIndex[30:0] ||Top_SEND.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/636||gpio_demo.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/279
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance uartState_i[6].||Top_SEND.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/637||null;null
Implementation;Synthesis||MF179||@N: Found 31 by 31 bit equality operator ('==') next_uartState_process\.un3_uartrdy (in view: work.GPIO_demo(behavioral))||Top_SEND.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/638||gpio_demo.vhd(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/241
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_TX_CTRL(behavioral) instance bitIndex[30:0] ||Top_SEND.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/639||uart_tx_ctrl.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/123
Implementation;Synthesis||MO160||@W:Register bit txData[8] (in view view:work.UART_TX_CTRL(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_SEND.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/640||uart_tx_ctrl.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_CTRL.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance GPIO_demo_0.sendStr_10[1] because it is equivalent to instance GPIO_demo_0.sendStr_10[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/655||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing instance GPIO_demo_0.sendStr_4[3] because it is equivalent to instance GPIO_demo_0.sendStr_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/656||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing instance GPIO_demo_0.sendStr_4[5] because it is equivalent to instance GPIO_demo_0.sendStr_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/657||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing instance GPIO_demo_0.sendStr_11[5] because it is equivalent to instance GPIO_demo_0.sendStr_11[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/658||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing instance GPIO_demo_0.sendStr_1[5] because it is equivalent to instance GPIO_demo_0.sendStr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/659||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing instance GPIO_demo_0.sendStr_1[6] because it is equivalent to instance GPIO_demo_0.sendStr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/660||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BN132||@W:Removing instance GPIO_demo_0.sendStr_6[6] because it is equivalent to instance GPIO_demo_0.sendStr_6[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_SEND.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/661||gpio_demo.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO_Demo.vhd'/linenumber/264
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top_SEND.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/707||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.N_RCOSC_25_50MHZ_CLKOUT.||Top_SEND.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_SEND.srr'/linenumber/717||null;null
Implementation;Place and Route;RootName:Top_SEND
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||Top_SEND_layout_log.log;liberoaction://open_report/file/Top_SEND_layout_log.log||(null);(null)
