Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne03.ecn.purdue.edu, pid 6190
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d8ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d8b4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d8bc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d8c6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d8ce710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d859710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d861710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d86a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d873710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d87c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d886710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d88e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d818710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d820710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d82a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d832710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d83c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d845710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d84e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7d7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7df710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7e9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7f1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7fc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d804710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d80e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d797710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7a0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7a9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7b3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7bc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7c4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d7ce710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d756710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d75f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d768710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d771710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d77b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d784710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d78d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d716710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d720710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d728710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d731710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d73a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d743710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d74c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6d6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6df710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6e8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6f0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6fb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d703710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d70d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d696710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d69f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6a8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6b1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6ba710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6cc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d6d4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d65e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6f5d666710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d66f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d66fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d67a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d682358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d682da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d68b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d6942b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d694cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d61d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d625208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d625c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d62e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d637160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d637ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d640630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d64a0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d64ab00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d653588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d653fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5dca58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5e44e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5e4f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5ed9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5f6438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5f6e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d600908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d608390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d608dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d612860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d59b2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d59bd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5a47b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5ad240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5adc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5b6710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5bf198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5bfbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5c7668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5d00f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5d0b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d55a5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d564048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d564a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d56d518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d56df60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5759e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d57e470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d57eeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d587940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d5903c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d590e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d519898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d521320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d521d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d52b7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d534278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d534cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d53d748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5e5f20f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5e5f2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d54c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d4d60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d4d6b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6f5d4de588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4deeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4e6128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4e6358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4e6588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4e67b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4e69e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4e6c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4e6e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4f30b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4f32e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4f3518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4f3748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4f3978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4f3ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4f3dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6f5d4fe048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f6f5d4a5f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f6f5d4ae588>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41226148125000 because a thread reached the max instruction count
