- id: 1
  name: "输出1"
  description: |-
    编写Verilog代码，使电路输出信号1
  description_input: |-
    无
  description_output: |-
    输出为 one，位宽为 1


  code_reference: |-
    module top_module(
        output one
      );
        assign one = 1;
    endmodule
  code_template: |-
    module top_module(
          output one
      );
      // Write your code here
    endmodule
  code_testbenches:
    - |-
      module testbench();
          wire one;
          top_module DUT(one);
          // http://www.referencedesigner.com/tutorials/verilog/verilog_62.php
          initial begin
              $dumpfile("out.vcd");
              // This will dump all signal, which may not be useful
              //$dumpvars;
              // dumping only this module
              //$dumpvars(1, testbench);
              // dumping only these variable
              // the first number (level) is actually useless
              $dumpvars(0, one);
          end
          integer i;
          initial begin
              #1;
          end
      endmodule
    