0

C:\Users\rapiduser\Desktop\tanishGitHub\tanishPatchMakerHLS\PatchMaker_tanishGit\solutionSC2\sim\verilog>set PATH= 

C:\Users\rapiduser\Desktop\tanishGitHub\tanishPatchMakerHLS\PatchMaker_tanishGit\solutionSC2\sim\verilog>call C:/Xilinx/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_MPSQ_top glbl -prj MPSQ.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s MPSQ  
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_MPSQ_top glbl -prj MPSQ.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s MPSQ 
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/ip/xil_defaultlib/MPSQ_ap_fcmp_0_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/ip/xil_defaultlib/MPSQ_ap_sitofp_4_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_ap_sitofp_4_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_GDarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_GDarray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/AESL_automem_patches_superpoints_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_patches_superpoints_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_MPSQ_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_add_patch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_add_patch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_add_patch_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_add_patch_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_add_patch_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_add_patch_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_areWedgeSuperPointsEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_areWedgeSuperPointsEqual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_delete_patch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_delete_patch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_delete_patch_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_delete_patch_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_encodeCoordinates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_encodeCoordinates
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_getParallelograms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getParallelograms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_getShadows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getShadows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_getSolveNextColumnWhileConditional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getSolveNextColumnWhileConditional
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_getSolveNextPatchPairWhileCondition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_getSolveNextPatchPairWhileCondition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_get_acceptanceCorners.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_get_acceptanceCorners
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_get_index_from_z.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_get_index_from_z
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_initializeArrays.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_initializeArrays
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makePatch_alignedToLine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makePatch_alignedToLine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makePatch_alignedToLine_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makePatch_alignedToLine_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makePatch_alignedToLine_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makePatch_alignedToLine_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makeSuperPoint_alignedToLine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makeSuperPoint_alignedToLine_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makeSuperPoint_alignedToLine_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makeSuperPoint_alignedToLine_row_list_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_row_list_V_ram
INFO: [VRFC 10-311] analyzing module MPSQ_makeSuperPoint_alignedToLine_row_list_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_makeThirdPatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_makeThirdPatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mSP_findLRBounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mSP_findLRBounds
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mSP_findLRBounds_trapezoid_edges_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mSP_findLRBounds_trapezoid_edges_V_rom
INFO: [VRFC 10-311] analyzing module MPSQ_mSP_findLRBounds_trapezoid_edges_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mSP_findStartIndex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mSP_findStartIndex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mul_33s_64s_64_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_33s_64s_64_5_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module MPSQ_mul_33s_64s_64_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mul_35ns_33s_64_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_35ns_33s_64_3_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module MPSQ_mul_35ns_33s_64_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mul_35ns_33s_68_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_35ns_33s_68_3_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module MPSQ_mul_35ns_33s_68_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mul_4s_4s_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_4s_4s_8_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module MPSQ_mul_4s_4s_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mul_64ns_66ns_129_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_64ns_66ns_129_5_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module MPSQ_mul_64ns_66ns_129_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mul_mul_14ns_16ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mul_mul_14ns_16ns_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MPSQ_mul_mul_14ns_16ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_128011_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_128011_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_1608_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_1608_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_2568_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_2568_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_42_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_42_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_53_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_53_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_mux_83_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_mux_83_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_patches_parameters_0_0_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_patches_parameters_0_0_0_V_ram
INFO: [VRFC 10-311] analyzing module MPSQ_patches_parameters_0_0_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_patches_parameters_1_0_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_patches_parameters_1_0_1_V_ram
INFO: [VRFC 10-311] analyzing module MPSQ_patches_parameters_1_0_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_patches_parameters_4_1_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_patches_parameters_4_1_0_V_ram
INFO: [VRFC 10-311] analyzing module MPSQ_patches_parameters_4_1_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_sitofp_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_sitofp_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_solveComplmentaryPatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_solveComplmentaryPatch_current_z_i_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_current_z_i_index_ram
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_current_z_i_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_solveComplmentaryPatch_new_z_i_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_index_ram
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_solveComplmentaryPatch_new_z_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_V_ram
INFO: [VRFC 10-311] analyzing module MPSQ_solveComplmentaryPatch_new_z_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_solveNextColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveNextColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_solveNextPatchPair.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_solveNextPatchPair
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_straightLineProjectorFromLayerIJtoK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_straightLineProjectorFromLayerIJtoK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList_rom
INFO: [VRFC 10-311] analyzing module MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_urem_11ns_4ns_3_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_urem_11ns_4ns_3_15_1_div_u
INFO: [VRFC 10-311] analyzing module MPSQ_urem_11ns_4ns_3_15_1_div
INFO: [VRFC 10-311] analyzing module MPSQ_urem_11ns_4ns_3_15_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_urem_11ns_4ns_3_15_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_urem_11ns_4ns_3_15_seq_1_div_u
INFO: [VRFC 10-311] analyzing module MPSQ_urem_11ns_4ns_3_15_seq_1_div
INFO: [VRFC 10-311] analyzing module MPSQ_urem_11ns_4ns_3_15_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_urem_61s_4ns_3_65_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_urem_61s_4ns_3_65_1_div_u
INFO: [VRFC 10-311] analyzing module MPSQ_urem_61s_4ns_3_65_1_div
INFO: [VRFC 10-311] analyzing module MPSQ_urem_61s_4ns_3_65_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_urem_61s_4ns_3_65_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_urem_61s_4ns_3_65_seq_1_div_u
INFO: [VRFC 10-311] analyzing module MPSQ_urem_61s_4ns_3_65_seq_1_div
INFO: [VRFC 10-311] analyzing module MPSQ_urem_61s_4ns_3_65_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ_wedgePatch_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPSQ_wedgePatch_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.MPSQ_patches_parameters_0_0_0_V_...
Compiling module xil_defaultlib.MPSQ_patches_parameters_0_0_0_V(...
Compiling module xil_defaultlib.MPSQ_patches_parameters_1_0_1_V_...
Compiling module xil_defaultlib.MPSQ_patches_parameters_1_0_1_V(...
Compiling module xil_defaultlib.MPSQ_patches_parameters_4_1_0_V_...
Compiling module xil_defaultlib.MPSQ_patches_parameters_4_1_0_V(...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_curr...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_curr...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch_new_...
Compiling module xil_defaultlib.MPSQ_straightLineProjectorFromLa...
Compiling module xil_defaultlib.MPSQ_straightLineProjectorFromLa...
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_mSP_findLRBounds_trapezoid_...
Compiling module xil_defaultlib.MPSQ_mSP_findLRBounds_trapezoid_...
Compiling module xil_defaultlib.MPSQ_mSP_findLRBounds
Compiling module xil_defaultlib.MPSQ_mSP_findStartIndex
Compiling module xil_defaultlib.MPSQ_mux_128011_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.MPSQ_mul_35ns_33s_68_3_1_Multipl...
Compiling module xil_defaultlib.MPSQ_mul_35ns_33s_68_3_1(ID=1,NU...
Compiling module xil_defaultlib.MPSQ_mux_83_1_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_mul_4s_4s_8_1_1_Multiplier_...
Compiling module xil_defaultlib.MPSQ_mul_4s_4s_8_1_1(ID=1,NUM_ST...
Compiling module xil_defaultlib.MPSQ_mul_35ns_33s_64_3_1_Multipl...
Compiling module xil_defaultlib.MPSQ_mul_35ns_33s_64_3_1(ID=1,NU...
Compiling module xil_defaultlib.MPSQ_straightLineProjectorFromLa...
Compiling module xil_defaultlib.MPSQ_mux_83_32_1_1(ID=1,din8_WID...
Compiling module xil_defaultlib.MPSQ_mux_42_1_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.MPSQ_mux_42_32_1_1(ID=1,din4_WID...
Compiling module xil_defaultlib.MPSQ_getParallelograms
Compiling module xil_defaultlib.MPSQ_get_acceptanceCorners
Compiling module xil_defaultlib.MPSQ_mux_1608_32_1_1(ID=1,din160...
Compiling module xil_defaultlib.MPSQ_wedgePatch_init
Compiling module xil_defaultlib.MPSQ_encodeCoordinates
Compiling module xil_defaultlib.MPSQ_urem_61s_4ns_3_65_1_div_u(i...
Compiling module xil_defaultlib.MPSQ_urem_61s_4ns_3_65_1_div(in0...
Compiling module xil_defaultlib.MPSQ_urem_61s_4ns_3_65_1(ID=1,NU...
Compiling module xil_defaultlib.MPSQ_mux_53_32_1_1(ID=1,din5_WID...
Compiling module xil_defaultlib.MPSQ_add_patch_2
Compiling module xil_defaultlib.MPSQ_mul_64ns_66ns_129_5_1_Multi...
Compiling module xil_defaultlib.MPSQ_mul_64ns_66ns_129_5_1(ID=1,...
Compiling module xil_defaultlib.MPSQ_makePatch_alignedToLine_2
Compiling module xil_defaultlib.MPSQ_get_index_from_z
Compiling module xil_defaultlib.MPSQ_delete_patch
Compiling module xil_defaultlib.MPSQ_urem_11ns_4ns_3_15_1_div_u(...
Compiling module xil_defaultlib.MPSQ_urem_11ns_4ns_3_15_1_div(in...
Compiling module xil_defaultlib.MPSQ_urem_11ns_4ns_3_15_1(ID=1,N...
Compiling module xil_defaultlib.MPSQ_mul_mul_14ns_16ns_29_4_1_DS...
Compiling module xil_defaultlib.MPSQ_mul_mul_14ns_16ns_29_4_1(ID...
Compiling module xil_defaultlib.MPSQ_areWedgeSuperPointsEqual
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MPSQ_ap_sitofp_4_no_dsp_32
Compiling module xil_defaultlib.MPSQ_sitofp_32ns_32_6_no_dsp_1(I...
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MPSQ_ap_fcmp_0_no_dsp_32
Compiling module xil_defaultlib.MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1...
Compiling module xil_defaultlib.MPSQ_mux_2568_32_1_1(ID=1,din256...
Compiling module xil_defaultlib.MPSQ_solveComplmentaryPatch
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_add_patch_1
Compiling module xil_defaultlib.MPSQ_makePatch_alignedToLine_1
Compiling module xil_defaultlib.MPSQ_delete_patch_1
Compiling module xil_defaultlib.MPSQ_urem_61s_4ns_3_65_seq_1_div...
Compiling module xil_defaultlib.MPSQ_urem_61s_4ns_3_65_seq_1_div...
Compiling module xil_defaultlib.MPSQ_urem_61s_4ns_3_65_seq_1(ID=...
Compiling module xil_defaultlib.MPSQ_getShadows
Compiling module xil_defaultlib.MPSQ_makeThirdPatch
Compiling module xil_defaultlib.MPSQ_makeSuperPoint_alignedToLin...
Compiling module xil_defaultlib.MPSQ_add_patch
Compiling module xil_defaultlib.MPSQ_makePatch_alignedToLine
Compiling module xil_defaultlib.MPSQ_getSolveNextPatchPairWhileC...
Compiling module xil_defaultlib.MPSQ_urem_11ns_4ns_3_15_seq_1_di...
Compiling module xil_defaultlib.MPSQ_urem_11ns_4ns_3_15_seq_1_di...
Compiling module xil_defaultlib.MPSQ_urem_11ns_4ns_3_15_seq_1(ID...
Compiling module xil_defaultlib.MPSQ_mul_33s_64s_64_5_1_Multipli...
Compiling module xil_defaultlib.MPSQ_mul_33s_64s_64_5_1(ID=1,NUM...
Compiling module xil_defaultlib.MPSQ_solveNextPatchPair
Compiling module xil_defaultlib.MPSQ_getSolveNextColumnWhileCond...
Compiling module xil_defaultlib.MPSQ_solveNextColumn
Compiling module xil_defaultlib.MPSQ_initializeArrays
Compiling module xil_defaultlib.MPSQ
Compiling module xil_defaultlib.AESL_automem_GDarray
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.AESL_automem_patches_superpoints...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_MPSQ_top
Compiling module work.glbl
Built simulation snapshot MPSQ

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/xsim.dir/MPSQ/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 28 02:25:06 2024...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/MPSQ/xsim_script.tcl
# xsim {MPSQ} -autoloadwcfg -tclbatch {MPSQ.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source MPSQ.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "107000"
// RTL Simulation : 1 / 1 [n/a] @ "10357382000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10357393500 ps : File "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/sim/verilog/MPSQ.autotb.v" Line 2056
run: Time (s): cpu = 00:00:01 ; elapsed = 01:02:37 . Memory (MB): peak = 1158.266 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul 28 03:27:56 2024...
0
