ARM GAS  /tmp/ccTz42UE.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB141:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccTz42UE.s 			page 2


  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 48 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 48 3 view .LVU4
  52              		.loc 1 48 3 view .LVU5
  53 0010 204B     		ldr	r3, .L3
  54 0012 1A6B     		ldr	r2, [r3, #48]
  55 0014 42F08002 		orr	r2, r2, #128
  56 0018 1A63     		str	r2, [r3, #48]
  57              		.loc 1 48 3 view .LVU6
  58 001a 1A6B     		ldr	r2, [r3, #48]
  59 001c 02F08002 		and	r2, r2, #128
  60 0020 0092     		str	r2, [sp]
  61              		.loc 1 48 3 view .LVU7
  62 0022 009A     		ldr	r2, [sp]
  63              	.LBE2:
  64              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU9
  66              	.LBB3:
ARM GAS  /tmp/ccTz42UE.s 			page 3


  67              		.loc 1 49 3 view .LVU10
  68              		.loc 1 49 3 view .LVU11
  69 0024 1A6B     		ldr	r2, [r3, #48]
  70 0026 42F00402 		orr	r2, r2, #4
  71 002a 1A63     		str	r2, [r3, #48]
  72              		.loc 1 49 3 view .LVU12
  73 002c 1A6B     		ldr	r2, [r3, #48]
  74 002e 02F00402 		and	r2, r2, #4
  75 0032 0192     		str	r2, [sp, #4]
  76              		.loc 1 49 3 view .LVU13
  77 0034 019A     		ldr	r2, [sp, #4]
  78              	.LBE3:
  79              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 50 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 50 3 view .LVU16
  83              		.loc 1 50 3 view .LVU17
  84 0036 1A6B     		ldr	r2, [r3, #48]
  85 0038 42F00102 		orr	r2, r2, #1
  86 003c 1A63     		str	r2, [r3, #48]
  87              		.loc 1 50 3 view .LVU18
  88 003e 1A6B     		ldr	r2, [r3, #48]
  89 0040 02F00102 		and	r2, r2, #1
  90 0044 0292     		str	r2, [sp, #8]
  91              		.loc 1 50 3 view .LVU19
  92 0046 029A     		ldr	r2, [sp, #8]
  93              	.LBE4:
  94              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  95              		.loc 1 51 3 view .LVU21
  96              	.LBB5:
  97              		.loc 1 51 3 view .LVU22
  98              		.loc 1 51 3 view .LVU23
  99 0048 1A6B     		ldr	r2, [r3, #48]
 100 004a 42F00202 		orr	r2, r2, #2
 101 004e 1A63     		str	r2, [r3, #48]
 102              		.loc 1 51 3 view .LVU24
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 02F00202 		and	r2, r2, #2
 105 0056 0392     		str	r2, [sp, #12]
 106              		.loc 1 51 3 view .LVU25
 107 0058 039A     		ldr	r2, [sp, #12]
 108              	.LBE5:
 109              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 110              		.loc 1 52 3 view .LVU27
 111              	.LBB6:
 112              		.loc 1 52 3 view .LVU28
 113              		.loc 1 52 3 view .LVU29
 114 005a 1A6B     		ldr	r2, [r3, #48]
 115 005c 42F04002 		orr	r2, r2, #64
 116 0060 1A63     		str	r2, [r3, #48]
 117              		.loc 1 52 3 view .LVU30
 118 0062 1B6B     		ldr	r3, [r3, #48]
 119 0064 03F04003 		and	r3, r3, #64
 120 0068 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccTz42UE.s 			page 4


 121              		.loc 1 52 3 view .LVU31
 122 006a 049B     		ldr	r3, [sp, #16]
 123              	.LBE6:
 124              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 125              		.loc 1 55 3 view .LVU33
 126 006c 0A4D     		ldr	r5, .L3+4
 127 006e 2246     		mov	r2, r4
 128 0070 44F28101 		movw	r1, #16513
 129 0074 2846     		mov	r0, r5
 130 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 131              	.LVL0:
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB14 PB7 */
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 132              		.loc 1 58 3 view .LVU34
 133              		.loc 1 58 23 is_stmt 0 view .LVU35
 134 007a 44F28103 		movw	r3, #16513
 135 007e 0593     		str	r3, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 136              		.loc 1 59 3 is_stmt 1 view .LVU36
 137              		.loc 1 59 24 is_stmt 0 view .LVU37
 138 0080 0123     		movs	r3, #1
 139 0082 0693     		str	r3, [sp, #24]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 60 3 is_stmt 1 view .LVU38
 141              		.loc 1 60 24 is_stmt 0 view .LVU39
 142 0084 0794     		str	r4, [sp, #28]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143              		.loc 1 61 3 is_stmt 1 view .LVU40
 144              		.loc 1 61 25 is_stmt 0 view .LVU41
 145 0086 0894     		str	r4, [sp, #32]
  62:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 146              		.loc 1 62 3 is_stmt 1 view .LVU42
 147 0088 05A9     		add	r1, sp, #20
 148 008a 2846     		mov	r0, r5
 149 008c FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL1:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c **** }
 151              		.loc 1 64 1 is_stmt 0 view .LVU43
 152 0090 0BB0     		add	sp, sp, #44
 153              	.LCFI2:
 154              		.cfi_def_cfa_offset 12
 155              		@ sp needed
 156 0092 30BD     		pop	{r4, r5, pc}
 157              	.L4:
 158              		.align	2
 159              	.L3:
 160 0094 00380240 		.word	1073887232
 161 0098 00040240 		.word	1073873920
 162              		.cfi_endproc
 163              	.LFE141:
 165              		.text
 166              	.Letext0:
ARM GAS  /tmp/ccTz42UE.s 			page 5


 167              		.file 2 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/machine/_d
 168              		.file 3 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdin
 169              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 170              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
ARM GAS  /tmp/ccTz42UE.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccTz42UE.s:19     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccTz42UE.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccTz42UE.s:160    .text.MX_GPIO_Init:0000000000000094 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
