{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705860036614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705860036615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 21:00:36 2024 " "Processing started: Sun Jan 21 21:00:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705860036615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860036615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ILI9488 -c ILI9488 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ILI9488 -c ILI9488" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860036615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705860036772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705860036772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ILI9488.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ILI9488.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ILI9488 " "Found entity 1: ILI9488" {  } { { "ILI9488.bdf" "" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_Serialiser.v(16) " "Verilog HDL information at SPI_Serialiser.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_Serialiser.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/SPI_Serialiser.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705860044157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_Serialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI_Serialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Serialiser " "Found entity 1: SPI_Serialiser" {  } { { "SPI_Serialiser.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/SPI_Serialiser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044157 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_or.v " "Can't analyze file -- file bus_or.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705860044158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044158 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "color_generator.v(19) " "Verilog HDL information at color_generator.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "color_generator.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/color_generator.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705860044159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file color_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_generator " "Found entity 1: color_generator" {  } { { "color_generator.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/color_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ILI9488 " "Elaborating entity \"ILI9488\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705860044195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_mux.v 1 1 " "Using design file bus_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705860044213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:inst8 " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:inst8\"" {  } { { "ILI9488.bdf" "inst8" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 584 704 912 792 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_init.v 1 1 " "Using design file LCD_init.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_init " "Found entity 1: LCD_init" {  } { { "LCD_init.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705860044219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_init LCD_init:inst2 " "Elaborating entity \"LCD_init\" for hierarchy \"LCD_init:inst2\"" {  } { { "ILI9488.bdf" "inst2" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 224 400 600 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044221 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LCD_init.v(21) " "Verilog HDL Case Statement warning at LCD_init.v(21): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LCD_init.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_init.v" 21 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705860044225 "|ILI9488|LCD_init:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst13 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst13\"" {  } { { "ILI9488.bdf" "inst13" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 208 88 232 288 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_color_fill.v(23) " "Verilog HDL information at LCD_color_fill.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705860044253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_color_fill.v 1 1 " "Using design file LCD_color_fill.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_color_fill " "Found entity 1: LCD_color_fill" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705860044253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_color_fill LCD_color_fill:inst3 " "Elaborating entity \"LCD_color_fill\" for hierarchy \"LCD_color_fill:inst3\"" {  } { { "ILI9488.bdf" "inst3" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 416 336 568 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_color_fill.v(35) " "Verilog HDL assignment warning at LCD_color_fill.v(35): truncated value with size 32 to match size of target (2)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_color_fill.v(40) " "Verilog HDL assignment warning at LCD_color_fill.v(40): truncated value with size 32 to match size of target (9)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_color_fill.v(45) " "Verilog HDL assignment warning at LCD_color_fill.v(45): truncated value with size 32 to match size of target (9)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LCD_color_fill.v(63) " "Verilog HDL Case Statement warning at LCD_color_fill.v(63): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 63 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_data LCD_color_fill.v(100) " "Verilog HDL Always Construct warning at LCD_color_fill.v(100): inferring latch(es) for variable \"send_data\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data LCD_color_fill.v(100) " "Inferred latch for \"send_data\" at LCD_color_fill.v(100)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_generator color_generator:inst5 " "Elaborating entity \"color_generator\" for hierarchy \"color_generator:inst5\"" {  } { { "ILI9488.bdf" "inst5" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 464 40 256 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Serialiser SPI_Serialiser:inst " "Elaborating entity \"SPI_Serialiser\" for hierarchy \"SPI_Serialiser:inst\"" {  } { { "ILI9488.bdf" "inst" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 552 968 1176 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705860045257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705860045968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860045968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705860046032 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705860046032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "569 " "Implemented 569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705860046032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705860046032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705860046038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 21:00:46 2024 " "Processing ended: Sun Jan 21 21:00:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705860046038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705860046038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705860046038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860046038 ""}
