#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: D:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-N5UE933
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Tue Nov  8 15:33:36 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/u_GetMin/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N36[16]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[16]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_0/gateop_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N36[0]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[0]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[4]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/GetMax_u/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[6]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N36[8]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[8]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[13]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N36[16]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[16]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[18]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[22]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N36[0]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N36[8]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[8]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[0]/LUT6_inst_perm/L6 --> CLKROUTE_724/M
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[0]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[2]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[5]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N36[0]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N36[0]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N40[3]/LUT6_inst_perm/L6 --> CLKROUTE_738/M
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[5]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N36[0]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N36[0]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> CLKROUTE_753/M
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N36[0]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N36[0]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[1]/LUT6_inst_perm/L6 --> CLKROUTE_721/M
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[0]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[0]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[1]/LUT6_inst_perm/L6 --> CLKROUTE_720/M
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/GetMax_u/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N36[8]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N36[8]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[13]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N36[8]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N36[8]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> CLKROUTE_758/M
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[8]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[8]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[12]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[13]/LUT6_inst_perm/L6 --> CLKROUTE_707/M
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[15]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N36[8]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N36[8]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[8]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[8]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[12]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[13]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> CLKROUTE_734/M
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/L6 --> CLKROUTE_728/M
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/L6 --> CLKROUTE_735/M
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/L6 --> CLKROUTE_729/M
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/L6 --> CLKROUTE_736/M
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N36[16]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N36[16]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/GetMax_u/N40[17]/LUT6_inst_perm/L6 --> CLKROUTE_726/M
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[20]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[21]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[21]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N36[16]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N36[16]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[16]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N36[16]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[17]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[18]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[20]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[22]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N36[16]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N36[16]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N36[16]/LUT6_inst_perm/L6 --> CLKROUTE_699/M
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[16]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[18]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/GetMax_u/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[21]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[22]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/GetMax_u/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[22]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[23]/LUT6_inst_perm/I1
Check timing ...
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws_B' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Tue Nov  8 15:34:09 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared               207          14  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     96          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared             13252          58  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    200.000 MHz     291.545 MHz          5.000          3.430          1.570
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     305.064 MHz         20.000          3.278         16.722
 vin_clk_Inferred             1.000 MHz      45.620 MHz       1000.000         21.920        489.040
 DebugCore_JCLK              20.000 MHz     202.143 MHz         50.000          4.947         45.053
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.570       0.000              0           1041
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.722       0.000              0            547
 vin_clk_Inferred       vin_clk_Inferred           489.040       0.000              0          88346
 DebugCore_JCLK         DebugCore_JCLK              23.966       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              21.986       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.376       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.157       0.000              0           1041
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.212       0.000              0            547
 vin_clk_Inferred       vin_clk_Inferred             0.346       0.000              0          88346
 DebugCore_JCLK         DebugCore_JCLK               0.357       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.623       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.488       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                     -2.751    -101.717            160            183
 sys_clk                sys_clk                      3.518       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.630       0.000              0             87
 vin_clk_Inferred       vin_clk_Inferred           995.292       0.000              0            619
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      2.567       0.000              0            183
 sys_clk                sys_clk                      0.438       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     1.003       0.000              0             87
 vin_clk_Inferred       vin_clk_Inferred             0.382       0.000              0            619
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            207
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             96
 vin_clk_Inferred                                  499.040       0.000              0          13252
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.904       0.000              0           1041
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.028       0.000              0            547
 vin_clk_Inferred       vin_clk_Inferred           493.101       0.000              0          88346
 DebugCore_JCLK         DebugCore_JCLK              24.393       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.216       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           48.261       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.116       0.000              0           1041
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.149       0.000              0            547
 vin_clk_Inferred       vin_clk_Inferred             0.250       0.000              0          88346
 DebugCore_JCLK         DebugCore_JCLK               0.253       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              24.196       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.469       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                     -0.054      -0.186              9            183
 sys_clk                sys_clk                      4.146       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.795       0.000              0             87
 vin_clk_Inferred       vin_clk_Inferred           996.894       0.000              0            619
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.601       0.000              0            183
 sys_clk                sys_clk                      0.306       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.696       0.000              0             87
 vin_clk_Inferred       vin_clk_Inferred             0.261       0.000              0            619
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            207
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             96
 vin_clk_Inferred                                  499.430       0.000              0          13252
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.038
  Launch Clock Delay      :  3.547
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.443       3.547         _N6222           
 CLMA_261_402/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK

 CLMA_261_402/Q1                   tco                   0.203       3.750 r       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.393       4.143         u_Top_Project/rd_en_Right_FIFO
 CLMA_261_397/CR1                  td                    0.313       4.456 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.626       5.082         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N2
 CLMA_261_409/COUT                 td                    0.336       5.418 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.418         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_261_415/Y0                   td                    0.068       5.486 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.713       6.199         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_261_390/Y1                   td                    0.096       6.295 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.269       6.564         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [3]
 CLMA_261_396/COUT                 td                    0.252       6.816 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.816         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_261_402/CIN                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.816         Logic Levels: 5  
                                                                                   Logic: 1.268ns(38.789%), Route: 2.001ns(61.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.374       8.038         _N6222           
 CLMA_261_402/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.509       8.547                          
 clock uncertainty                                      -0.050       8.497                          

 Setup time                                             -0.111       8.386                          

 Data required time                                                  8.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.386                          
 Data arrival time                                                   6.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.442       3.546         _N6222           
 CLMA_303_450/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_303_450/Q1                   tco                   0.203       3.749 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=98)       0.590       4.339         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [2]
 CLMS_285_445/Y1                   td                    0.224       4.563 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N119_1/gateop_perm/Y
                                   net (fanout=2)        0.536       5.099         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMS_291_439/COUT                 td                    0.143       5.242 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.242         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMS_291_445/COUT                 td                    0.085       5.327 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.327         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N596
 CLMS_291_451/Y1                   td                    0.135       5.462 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.388       5.850         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMS_291_469/Y3                   td                    0.074       5.924 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.585       6.509         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_303_444/COUT                 td                    0.153       6.662 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop/COUT
                                   net (fanout=1)        0.000       6.662         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_303_450/CIN                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.662         Logic Levels: 6  
                                                                                   Logic: 1.017ns(32.638%), Route: 2.099ns(67.362%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.373       8.037         _N6222           
 CLMA_303_450/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.509       8.546                          
 clock uncertainty                                      -0.050       8.496                          

 Setup time                                             -0.111       8.385                          

 Data required time                                                  8.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.385                          
 Data arrival time                                                   6.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.442       3.546         _N6222           
 CLMA_285_468/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_285_468/Q3                   tco                   0.203       3.749 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=101)      0.454       4.203         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/rd_addr [5]
 CLMA_291_480/Y1                   td                    0.229       4.432 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N114_4/gateop_perm/Y
                                   net (fanout=2)        0.394       4.826         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_285_480/COUT                 td                    0.281       5.107 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.107         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N6270
 CLMA_285_486/Y0                   td                    0.068       5.175 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.437       5.612         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_291_468/Y1                   td                    0.229       5.841 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.390       6.231         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [3]
 CLMA_285_462/COUT                 td                    0.252       6.483 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.483         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_285_468/CIN                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.483         Logic Levels: 5  
                                                                                   Logic: 1.262ns(42.969%), Route: 1.675ns(57.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.373       8.037         _N6222           
 CLMA_285_468/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.509       8.546                          
 clock uncertainty                                      -0.050       8.496                          

 Setup time                                             -0.111       8.385                          

 Data required time                                                  8.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.385                          
 Data arrival time                                                   6.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.551
  Launch Clock Delay      :  3.041
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.377       3.041         _N6222           
 CLMA_261_385/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK

 CLMA_261_385/Q1                   tco                   0.158       3.199 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.271         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [6]
 CLMA_261_384/M3                                                           f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D

 Data arrival time                                                   3.271         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.447       3.551         _N6222           
 CLMA_261_384/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.070                          
 clock uncertainty                                       0.000       3.070                          

 Hold time                                               0.044       3.114                          

 Data required time                                                  3.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.114                          
 Data arrival time                                                   3.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.038
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.374       3.038         _N6222           
 CLMA_303_445/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK

 CLMA_303_445/CR2                  tco                   0.173       3.211 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.073       3.284         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [3]
 CLMA_303_444/M3                                                           f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D

 Data arrival time                                                   3.284         Logic Levels: 0  
                                                                                   Logic: 0.173ns(70.325%), Route: 0.073ns(29.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.443       3.547         _N6222           
 CLMA_303_444/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.066                          
 clock uncertainty                                       0.000       3.066                          

 Hold time                                               0.043       3.109                          

 Data required time                                                  3.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.109                          
 Data arrival time                                                   3.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  3.040
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.376       3.040         _N6222           
 CLMA_261_390/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK

 CLMA_261_390/CR2                  tco                   0.173       3.213 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.285         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [1]
 CLMA_261_390/M3                                                           f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D

 Data arrival time                                                   3.285         Logic Levels: 0  
                                                                                   Logic: 0.173ns(70.612%), Route: 0.072ns(29.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.445       3.549         _N6222           
 CLMA_261_390/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.509       3.040                          
 clock uncertainty                                       0.000       3.040                          

 Hold time                                               0.044       3.084                          

 Data required time                                                  3.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.084                          
 Data arrival time                                                   3.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.481
  Launch Clock Delay      :  4.089
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.471       4.089         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_816/Q3                    tco                   0.203       4.292 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.561         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_21_811/Y2                    td                    0.229       4.790 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.243       5.033         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85173
 CLMA_21_811/CR0                   td                    0.329       5.362 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.397       5.759         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85176
 CLMA_21_811/Y1                    td                    0.108       5.867 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.689       6.556         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_810/CECO                  td                    0.136       6.692 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.692         _N4383           
 CLMA_21_816/CECO                  td                    0.136       6.828 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.828         _N4382           
 CLMA_21_822/CECO                  td                    0.136       6.964 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.964         _N4381           
 CLMA_21_828/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.964         Logic Levels: 6  
                                                                                   Logic: 1.277ns(44.417%), Route: 1.598ns(55.583%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.403      23.481         _N6224           
 CLMA_21_828/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.062                          
 clock uncertainty                                      -0.150      23.912                          

 Setup time                                             -0.226      23.686                          

 Data required time                                                 23.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.686                          
 Data arrival time                                                   6.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.722                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.480
  Launch Clock Delay      :  4.089
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.471       4.089         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_816/Q3                    tco                   0.203       4.292 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.561         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_21_811/Y2                    td                    0.229       4.790 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.243       5.033         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85173
 CLMA_21_811/CR0                   td                    0.329       5.362 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.397       5.759         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85176
 CLMA_21_811/Y1                    td                    0.108       5.867 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.689       6.556         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_810/CECO                  td                    0.136       6.692 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.692         _N4383           
 CLMA_21_816/CECO                  td                    0.136       6.828 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.828         _N4382           
 CLMA_21_822/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.828         Logic Levels: 5  
                                                                                   Logic: 1.141ns(41.658%), Route: 1.598ns(58.342%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.402      23.480         _N6224           
 CLMA_21_822/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.061                          
 clock uncertainty                                      -0.150      23.911                          

 Setup time                                             -0.226      23.685                          

 Data required time                                                 23.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.685                          
 Data arrival time                                                   6.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.857                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  4.089
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.471       4.089         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_816/Q3                    tco                   0.203       4.292 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.561         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_21_811/Y2                    td                    0.229       4.790 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.243       5.033         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85173
 CLMA_21_811/CR0                   td                    0.329       5.362 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.397       5.759         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85176
 CLMA_21_811/Y1                    td                    0.108       5.867 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.689       6.556         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_810/CECO                  td                    0.136       6.692 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.692         _N4383           
 CLMA_21_816/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.692         Logic Levels: 4  
                                                                                   Logic: 1.005ns(38.609%), Route: 1.598ns(61.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.401      23.479         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.089                          
 clock uncertainty                                      -0.150      23.939                          

 Setup time                                             -0.226      23.713                          

 Data required time                                                 23.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.713                          
 Data arrival time                                                   6.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.021                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.418       3.496         _N6224           
 CLMA_21_912/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_912/Q3                    tco                   0.158       3.654 f       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.144       3.798         sys_reset_n_u0/timer_cnt [7]
 CLMA_21_912/COUT                  td                    0.118       3.916 f       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.916         sys_reset_n_u0/_N627
 CLMA_21_918/CIN                                                           f       sys_reset_n_u0/timer_cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.916         Logic Levels: 1  
                                                                                   Logic: 0.276ns(65.714%), Route: 0.144ns(34.286%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_1784/CLKOUT
                                   net (fanout=5)        0.485       4.121         _N6225           
 CLMA_21_918/CLK                                                           r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.411       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Hold time                                              -0.006       3.704                          

 Data required time                                                  3.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.704                          
 Data arrival time                                                   3.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.105
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_1784/CLKOUT
                                   net (fanout=5)        0.415       3.508         _N6225           
 CLMA_21_924/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_924/Q0                    tco                   0.158       3.666 f       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.235       3.901         sys_reset_n_u0/timer_cnt [12]
 CLMA_21_913/B4                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.901         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.204%), Route: 0.235ns(59.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.487       4.105         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.694                          
 clock uncertainty                                       0.000       3.694                          

 Hold time                                              -0.036       3.658                          

 Data required time                                                  3.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.658                          
 Data arrival time                                                   3.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.083
  Launch Clock Delay      :  3.473
  Clock Pessimism Removal :  -0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.395       3.473         _N6224           
 CLMA_33_792/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_33_792/Q0                    tco                   0.158       3.631 f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.074       3.705         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMA_33_792/M0                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M

 Data arrival time                                                   3.705         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.103%), Route: 0.074ns(31.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.465       4.083         _N6224           
 CLMA_33_792/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.610       3.473                          
 clock uncertainty                                       0.000       3.473                          

 Hold time                                              -0.012       3.461                          

 Data required time                                                  3.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.461                          
 Data arrival time                                                   3.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][15]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.866
  Launch Clock Delay      :  3.485
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.465       3.485         _N6226           
 CLMA_21_732/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_732/Q2                    tco                   0.185       3.670 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=36)       3.018       6.688         nt_vout_hs       
 CLMS_159_313/Y2                   td                    0.096       6.784 r       u_Top_Project/u_algorithm_left/N1888_1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.281       7.065         u_Top_Project/u_algorithm_down/N567
 CLMA_165_306/Y2                   td                    0.108       7.173 r       u_Top_Project/u_algorithm_down/N1124_1/LUT6_inst_perm/L6
                                   net (fanout=3850)     4.821      11.994         u_Top_Project/u_algorithm_down/_N36721
 CLMA_219_967/Y2                   td                    0.108      12.102 r       u_Top_Project/u_algorithm_down/N4600/LUT6_inst_perm/L6
                                   net (fanout=24)       1.825      13.927         u_Top_Project/u_algorithm_down/N4600
 CLMS_309_907/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][15]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  13.927         Logic Levels: 3  
                                                                                   Logic: 0.497ns(4.760%), Route: 9.945ns(95.240%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_1788/CLKOUT
                                   net (fanout=1588)     0.352     502.866         _N6230           
 CLMS_309_907/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][15]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.243                          
 clock uncertainty                                      -0.050     503.193                          

 Setup time                                             -0.226     502.967                          

 Data required time                                                502.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.967                          
 Data arrival time                                                  13.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       489.040                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][18]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.485
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.465       3.485         _N6226           
 CLMA_21_732/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_732/Q2                    tco                   0.185       3.670 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=36)       3.018       6.688         nt_vout_hs       
 CLMS_159_313/Y2                   td                    0.096       6.784 r       u_Top_Project/u_algorithm_left/N1888_1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.388       7.172         u_Top_Project/u_algorithm_down/N567
 CLMA_165_306/Y1                   td                    0.108       7.280 r       u_Top_Project/u_algorithm_down/N1050_1/LUT6_inst_perm/L6
                                   net (fanout=3856)     4.551      11.831         u_Top_Project/u_algorithm_down/N2692
 CLMA_171_1080/CR2                 td                    0.222      12.053 r       CLKROUTE_1742/CR 
                                   net (fanout=1)        0.243      12.296         _N6199           
 CLMS_171_1081/Y1                  td                    0.074      12.370 r       u_Top_Project/u_algorithm_down/N4435/LUT6_inst_perm/L6
                                   net (fanout=24)       1.429      13.799         u_Top_Project/u_algorithm_down/N4435
 CLMA_273_1080/CE                                                          r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][18]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  13.799         Logic Levels: 4  
                                                                                   Logic: 0.685ns(6.641%), Route: 9.629ns(93.359%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     502.284         ntclkbufg_4      
 HCKB_213_1099/CLKOUT              td                    0.245     502.529 f       HCKBROUTE_1789/CLKOUT
                                   net (fanout=955)      0.364     502.893         _N6231           
 CLMA_273_1080/CLK                                                         f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.270                          
 clock uncertainty                                      -0.050     503.220                          

 Setup time                                             -0.226     502.994                          

 Data required time                                                502.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.994                          
 Data arrival time                                                  13.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       489.195                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_max[37][19]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.884
  Launch Clock Delay      :  3.485
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.465       3.485         _N6226           
 CLMA_21_732/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_732/Q2                    tco                   0.185       3.670 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=36)       3.018       6.688         nt_vout_hs       
 CLMS_159_313/Y2                   td                    0.096       6.784 r       u_Top_Project/u_algorithm_left/N1888_1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.281       7.065         u_Top_Project/u_algorithm_down/N567
 CLMA_165_306/Y2                   td                    0.108       7.173 r       u_Top_Project/u_algorithm_down/N1124_1/LUT6_inst_perm/L6
                                   net (fanout=3850)     5.002      12.175         u_Top_Project/u_algorithm_down/_N36721
 CLMA_219_973/Y2                   td                    0.108      12.283 r       u_Top_Project/u_algorithm_down/N3325/LUT6_inst_perm/L6
                                   net (fanout=24)       1.506      13.789         u_Top_Project/u_algorithm_down/N3325
 CLMA_207_1074/CE                                                          r       u_Top_Project/u_algorithm_down/RGB_hor_up_max[37][19]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  13.789         Logic Levels: 3  
                                                                                   Logic: 0.497ns(4.823%), Route: 9.807ns(95.177%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     502.284         ntclkbufg_4      
 HCKB_213_1078/CLKOUT              td                    0.245     502.529 f       HCKBROUTE_1790/CLKOUT
                                   net (fanout=1156)     0.355     502.884         _N6232           
 CLMA_207_1074/CLK                                                         f       u_Top_Project/u_algorithm_down/RGB_hor_up_max[37][19]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.261                          
 clock uncertainty                                      -0.050     503.211                          

 Setup time                                             -0.226     502.985                          

 Data required time                                                502.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.985                          
 Data arrival time                                                  13.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       489.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.482
  Launch Clock Delay      :  2.990
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       2.352         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.393       2.990         _N6226           
 CLMS_27_739/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK

 CLMS_27_739/Q0                    tco                   0.158       3.148 f       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/Q
                                   net (fanout=1)        0.259       3.407         u_CORES/u_debug_core_0/trig0_d1 [23]
 CLMA_33_738/M3                                                            f       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.890%), Route: 0.259ns(62.110%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.462       3.482         _N6226           
 CLMA_33_738/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK
 clock pessimism                                        -0.464       3.018                          
 clock uncertainty                                       0.000       3.018                          

 Hold time                                               0.043       3.061                          

 Data required time                                                  3.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.061                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.483
  Launch Clock Delay      :  2.991
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       2.352         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.394       2.991         _N6226           
 CLMS_51_709/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK

 CLMS_51_709/Q0                    tco                   0.158       3.149 f       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/Q
                                   net (fanout=1)        0.261       3.410         u_CORES/u_debug_core_0/TRIG0_ff[0] [15]
 CLMA_57_708/M3                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.709%), Route: 0.261ns(62.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.463       3.483         _N6226           
 CLMA_57_708/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/CLK
 clock pessimism                                        -0.464       3.019                          
 clock uncertainty                                       0.000       3.019                          

 Hold time                                               0.043       3.062                          

 Data required time                                                  3.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.062                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][38]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.483
  Launch Clock Delay      :  2.990
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       2.352         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.393       2.990         _N6226           
 CLMA_81_684/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][38]/opit_0_inv/CLK

 CLMA_81_684/CR1                   tco                   0.174       3.164 f       u_CORES/u_debug_core_0/TRIG0_ff[1][38]/opit_0_inv/Q
                                   net (fanout=2)        0.140       3.304         u_CORES/u_debug_core_0/TRIG0_ff[1] [38]
 CLMA_81_684/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.304         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.463       3.483         _N6226           
 CLMA_81_684/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       2.991                          
 clock uncertainty                                       0.000       2.991                          

 Hold time                                              -0.036       2.955                          

 Data required time                                                  2.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.955                          
 Data arrival time                                                   3.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.010
  Launch Clock Delay      :  3.941
  Clock Pessimism Removal :  0.857

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.468       3.941         _N6221           
 CLMA_63_672/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_63_672/CR0                   tco                   0.249       4.190 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.423       4.613         u_CORES/u_jtag_hub/data_ctrl
 CLMA_57_666/A2                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   4.613         Logic Levels: 0  
                                                                                   Logic: 0.249ns(37.054%), Route: 0.423ns(62.946%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.713      26.713         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.856 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.371         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245      27.616 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.394      28.010         _N6221           
 CLMA_57_666/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.857      28.867                          
 clock uncertainty                                      -0.050      28.817                          

 Setup time                                             -0.238      28.579                          

 Data required time                                                 28.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.579                          
 Data arrival time                                                   4.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.009
  Launch Clock Delay      :  3.941
  Clock Pessimism Removal :  0.857

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.468       3.941         _N6221           
 CLMA_63_672/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_63_672/CR0                   tco                   0.249       4.190 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.421       4.611         u_CORES/u_jtag_hub/data_ctrl
 CLMA_57_672/D2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   4.611         Logic Levels: 0  
                                                                                   Logic: 0.249ns(37.164%), Route: 0.421ns(62.836%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.713      26.713         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.856 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.371         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245      27.616 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.393      28.009         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.857      28.866                          
 clock uncertainty                                      -0.050      28.816                          

 Setup time                                             -0.233      28.583                          

 Data required time                                                 28.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.583                          
 Data arrival time                                                   4.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.009
  Launch Clock Delay      :  3.943
  Clock Pessimism Removal :  0.900

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.470       3.943         _N6221           
 CLMA_57_667/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_57_667/CR0                   tco                   0.249       4.192 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.390       4.582         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_57_672/A2                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I2

 Data arrival time                                                   4.582         Logic Levels: 0  
                                                                                   Logic: 0.249ns(38.967%), Route: 0.390ns(61.033%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.713      26.713         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.856 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.371         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245      27.616 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.393      28.009         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.900      28.909                          
 clock uncertainty                                      -0.050      28.859                          

 Setup time                                             -0.238      28.621                          

 Data required time                                                 28.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.621                          
 Data arrival time                                                   4.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.943
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  -0.816

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.795       1.795         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       1.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.453         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245       2.698 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.400       3.098         _N6221           
 CLMA_57_667/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_57_667/CR3                   tco                   0.172       3.270 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.167       3.437         u_CORES/u_jtag_hub/shift_data [1]
 CLMS_51_673/A3                                                            f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3

 Data arrival time                                                   3.437         Logic Levels: 0  
                                                                                   Logic: 0.172ns(50.737%), Route: 0.167ns(49.263%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.470       3.943         _N6221           
 CLMS_51_673/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.816       3.127                          
 clock uncertainty                                       0.000       3.127                          

 Hold time                                              -0.047       3.080                          

 Data required time                                                  3.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.080                          
 Data arrival time                                                   3.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.943
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  -0.844

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.795       1.795         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       1.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.453         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245       2.698 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.400       3.098         _N6221           
 CLMA_57_667/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_57_667/CR0                   tco                   0.173       3.271 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.144       3.415         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_57_667/D3                                                            f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/I3

 Data arrival time                                                   3.415         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.470       3.943         _N6221           
 CLMA_57_667/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.844       3.099                          
 clock uncertainty                                       0.000       3.099                          

 Hold time                                              -0.041       3.058                          

 Data required time                                                  3.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.058                          
 Data arrival time                                                   3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.939
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.795       1.795         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       1.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.453         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245       2.698 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.394       3.092         _N6221           
 CLMA_75_684/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_75_684/Q0                    tco                   0.158       3.250 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.248       3.498         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38]
 CLMA_63_684/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.498         Logic Levels: 0  
                                                                                   Logic: 0.158ns(38.916%), Route: 0.248ns(61.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.466       3.939         _N6221           
 CLMA_63_684/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.775       3.164                          
 clock uncertainty                                       0.000       3.164                          

 Hold time                                              -0.030       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                   3.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  2.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.301      26.301         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.469 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.071         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287      27.358 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.471      27.829         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_57_661/Q0                    tco                   0.203      28.032 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.430      28.462         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_51_679/Y1                    td                    0.229      28.691 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.435      29.126         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_45_714/Y0                    td                    0.179      29.305 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.663      29.968         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMS_33_697/CR0                   td                    0.224      30.192 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.634      30.826         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_757/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  30.826         Logic Levels: 3  
                                                                                   Logic: 0.835ns(27.861%), Route: 2.162ns(72.139%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.795      51.795         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      51.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.453         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245      52.698 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.390      53.088         _N6221           
 CLMS_27_757/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.088                          
 clock uncertainty                                      -0.050      53.038                          

 Setup time                                             -0.226      52.812                          

 Data required time                                                 52.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.812                          
 Data arrival time                                                  30.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  2.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.301      26.301         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.469 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.071         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287      27.358 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.471      27.829         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_57_661/Q0                    tco                   0.203      28.032 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.430      28.462         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_51_679/Y1                    td                    0.229      28.691 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.435      29.126         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_45_714/Y0                    td                    0.179      29.305 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.663      29.968         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMS_33_697/CR0                   td                    0.224      30.192 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.634      30.826         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_757/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  30.826         Logic Levels: 3  
                                                                                   Logic: 0.835ns(27.861%), Route: 2.162ns(72.139%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.795      51.795         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      51.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.453         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245      52.698 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.390      53.088         _N6221           
 CLMS_27_757/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      53.088                          
 clock uncertainty                                      -0.050      53.038                          

 Setup time                                             -0.226      52.812                          

 Data required time                                                 52.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.812                          
 Data arrival time                                                  30.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.301      26.301         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.469 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.071         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287      27.358 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.471      27.829         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_57_661/Q0                    tco                   0.203      28.032 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.430      28.462         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_51_679/Y1                    td                    0.229      28.691 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.435      29.126         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_45_714/Y0                    td                    0.179      29.305 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.663      29.968         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMS_33_697/CR0                   td                    0.224      30.192 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.564      30.756         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_721/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  30.756         Logic Levels: 3  
                                                                                   Logic: 0.835ns(28.528%), Route: 2.092ns(71.472%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.795      51.795         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      51.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.453         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245      52.698 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.396      53.094         _N6221           
 CLMS_27_721/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      53.094                          
 clock uncertainty                                      -0.050      53.044                          

 Setup time                                             -0.226      52.818                          

 Data required time                                                 52.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.818                          
 Data arrival time                                                  30.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  2.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.983      25.983         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.126 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.641         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      26.886 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.397      27.283         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_63_678/Q3                    tco                   0.158      27.441 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.158      27.599         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_57_678/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.599         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.468       3.941         _N6221           
 CLMA_57_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.941                          
 clock uncertainty                                       0.050       3.991                          

 Hold time                                              -0.015       3.976                          

 Data required time                                                  3.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.976                          
 Data arrival time                                                  27.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  2.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.983      25.983         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.126 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.641         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      26.886 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.397      27.283         _N6220           
 CLMA_57_685/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_57_685/Q1                    tco                   0.158      27.441 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.159      27.600         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_51_685/D5                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.600         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.842%), Route: 0.159ns(50.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.468       3.941         _N6221           
 CLMS_51_685/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.941                          
 clock uncertainty                                       0.050       3.991                          

 Hold time                                              -0.015       3.976                          

 Data required time                                                  3.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.976                          
 Data arrival time                                                  27.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  2.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.983      25.983         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.126 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.641         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      26.886 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.397      27.283         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_63_678/Q0                    tco                   0.158      27.441 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.157      27.598         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_57_678/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.598         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.416       2.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.584 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.186         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287       3.473 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.468       3.941         _N6221           
 CLMA_57_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.941                          
 clock uncertainty                                       0.050       3.991                          

 Hold time                                              -0.036       3.955                          

 Data required time                                                  3.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.955                          
 Data arrival time                                                  27.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.283
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.404      77.404         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.572 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.174         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287      78.461 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.461      78.922         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_57_672/CR1                   tco                   0.230      79.152 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.569      79.721         u_CORES/id_o [0] 
 CLMA_57_685/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  79.721         Logic Levels: 0  
                                                                                   Logic: 0.230ns(28.786%), Route: 0.569ns(71.214%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.983     125.983         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.126 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.641         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245     126.886 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.397     127.283         _N6220           
 CLMA_57_685/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.283                          
 clock uncertainty                                      -0.050     127.233                          

 Setup time                                             -0.136     127.097                          

 Data required time                                                127.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.097                          
 Data arrival time                                                  79.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.283
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.404      77.404         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.572 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.174         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287      78.461 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.461      78.922         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_57_672/CR1                   tco                   0.230      79.152 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.545      79.697         u_CORES/id_o [0] 
 CLMA_63_678/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                  79.697         Logic Levels: 0  
                                                                                   Logic: 0.230ns(29.677%), Route: 0.545ns(70.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.983     125.983         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.126 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.641         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245     126.886 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.397     127.283         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.283                          
 clock uncertainty                                      -0.050     127.233                          

 Setup time                                             -0.136     127.097                          

 Data required time                                                127.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.097                          
 Data arrival time                                                  79.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.404      77.404         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.572 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.174         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.287      78.461 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.461      78.922         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_57_672/Q3                    tco                   0.204      79.126 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.569      79.695         u_CORES/conf_sel [0]
 CLMS_51_679/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  79.695         Logic Levels: 0  
                                                                                   Logic: 0.204ns(26.391%), Route: 0.569ns(73.609%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.983     125.983         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.126 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.641         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245     126.886 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.399     127.285         _N6220           
 CLMS_51_679/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.285                          
 clock uncertainty                                      -0.050     127.235                          

 Setup time                                             -0.136     127.099                          

 Data required time                                                127.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.099                          
 Data arrival time                                                  79.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.825
  Launch Clock Delay      :  3.009
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.713     126.713         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.856 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.371         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245     127.616 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.393     128.009         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_57_672/Q0                    tco                   0.159     128.168 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.238     128.406         u_CORES/id_o [3] 
 CLMA_63_678/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.406         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.050%), Route: 0.238ns(59.950%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.301     126.301         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.469 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.071         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287     127.358 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.467     127.825         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.825                          
 clock uncertainty                                       0.050     127.875                          

 Hold time                                               0.043     127.918                          

 Data required time                                                127.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.918                          
 Data arrival time                                                 128.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.829
  Launch Clock Delay      :  3.009
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.713     126.713         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.856 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.371         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245     127.616 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.393     128.009         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_57_672/Q2                    tco                   0.159     128.168 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.169     128.337         u_CORES/id_o [1] 
 CLMA_57_661/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.337         Logic Levels: 0  
                                                                                   Logic: 0.159ns(48.476%), Route: 0.169ns(51.524%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.301     126.301         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.469 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.071         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287     127.358 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.471     127.829         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.829                          
 clock uncertainty                                       0.050     127.879                          

 Hold time                                              -0.049     127.830                          

 Data required time                                                127.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.830                          
 Data arrival time                                                 128.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.825
  Launch Clock Delay      :  3.009
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.713     126.713         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.856 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.371         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.245     127.616 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.393     128.009         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_57_672/Q0                    tco                   0.159     128.168 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.170     128.338         u_CORES/id_o [3] 
 CLMA_57_685/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.338         Logic Levels: 0  
                                                                                   Logic: 0.159ns(48.328%), Route: 0.170ns(51.672%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.301     126.301         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.469 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.071         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287     127.358 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.467     127.825         _N6220           
 CLMA_57_685/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.825                          
 clock uncertainty                                       0.050     127.875                          

 Hold time                                              -0.049     127.826                          

 Data required time                                                127.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.826                          
 Data arrival time                                                 128.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.487       4.105         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.185       4.290 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     4.352       8.642         sys_rst_n        
 CLMA_249_235/RSCO                 td                    0.094       8.736 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[37][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.736         _N266            
 CLMA_249_241/RSCO                 td                    0.075       8.811 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[45][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.811         _N265            
 CLMA_249_247/RSCO                 td                    0.075       8.886 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[42][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.886         _N264            
 CLMA_249_253/RSCO                 td                    0.075       8.961 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.961         _N263            
 CLMA_249_259/RSCO                 td                    0.075       9.036 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       9.036         _N262            
 CLMA_249_265/RSCO                 td                    0.075       9.111 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[34][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.111         _N261            
 CLMA_249_271/RSCO                 td                    0.075       9.186 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[17][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       9.186         _N260            
 CLMA_249_277/RSCO                 td                    0.075       9.261 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[16][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       9.261         _N259            
 CLMA_249_283/RSCO                 td                    0.075       9.336 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[20][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.336         _N258            
 CLMA_249_289/RSCO                 td                    0.075       9.411 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[23][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.411         _N257            
 CLMA_249_295/RSCO                 td                    0.075       9.486 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[12][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.486         _N256            
 CLMA_249_301/RSCO                 td                    0.075       9.561 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[11][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.561         _N255            
 CLMA_249_307/RSCO                 td                    0.075       9.636 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[9][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       9.636         _N254            
 CLMA_249_313/RSCO                 td                    0.075       9.711 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.711         _N253            
 CLMA_249_319/RSCO                 td                    0.075       9.786 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       9.786         _N252            
 CLMA_249_325/RSCO                 td                    0.075       9.861 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[5][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.861         _N251            
 CLMA_249_331/RSCO                 td                    0.075       9.936 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[15][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.936         _N250            
 CLMA_249_337/RSCO                 td                    0.075      10.011 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000      10.011         _N249            
 CLMA_249_343/RSCO                 td                    0.075      10.086 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000      10.086         _N248            
 CLMA_249_349/RSCO                 td                    0.075      10.161 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.161         _N247            
 CLMA_249_355/RSCO                 td                    0.075      10.236 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[13][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.236         _N246            
 CLMA_249_361/RSCO                 td                    0.075      10.311 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[2][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000      10.311         _N245            
 CLMA_249_367/RSCO                 td                    0.075      10.386 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[4][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.386         _N244            
 CLMA_249_373/RSCO                 td                    0.075      10.461 r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[30][0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000      10.461         _N243            
 CLMA_249_379/RSCO                 td                    0.075      10.536 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000      10.536         _N242            
 CLMA_249_385/RSCO                 td                    0.075      10.611 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000      10.611         _N241            
 CLMA_249_391/RSCO                 td                    0.075      10.686 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000      10.686         _N240            
 CLMA_249_397/RSCI                                                         r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  10.686         Logic Levels: 27 
                                                                                   Logic: 2.229ns(33.870%), Route: 4.352ns(66.130%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.373       8.037         _N6222           
 CLMA_249_397/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.174       8.211                          
 clock uncertainty                                      -0.050       8.161                          

 Recovery time                                          -0.226       7.935                          

 Data required time                                                  7.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.935                          
 Data arrival time                                                  10.686                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.751                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.487       4.105         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.185       4.290 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     4.352       8.642         sys_rst_n        
 CLMA_249_235/RSCO                 td                    0.094       8.736 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[37][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.736         _N266            
 CLMA_249_241/RSCO                 td                    0.075       8.811 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[45][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.811         _N265            
 CLMA_249_247/RSCO                 td                    0.075       8.886 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[42][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.886         _N264            
 CLMA_249_253/RSCO                 td                    0.075       8.961 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.961         _N263            
 CLMA_249_259/RSCO                 td                    0.075       9.036 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       9.036         _N262            
 CLMA_249_265/RSCO                 td                    0.075       9.111 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[34][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.111         _N261            
 CLMA_249_271/RSCO                 td                    0.075       9.186 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[17][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       9.186         _N260            
 CLMA_249_277/RSCO                 td                    0.075       9.261 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[16][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       9.261         _N259            
 CLMA_249_283/RSCO                 td                    0.075       9.336 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[20][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.336         _N258            
 CLMA_249_289/RSCO                 td                    0.075       9.411 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[23][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.411         _N257            
 CLMA_249_295/RSCO                 td                    0.075       9.486 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[12][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.486         _N256            
 CLMA_249_301/RSCO                 td                    0.075       9.561 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[11][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.561         _N255            
 CLMA_249_307/RSCO                 td                    0.075       9.636 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[9][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       9.636         _N254            
 CLMA_249_313/RSCO                 td                    0.075       9.711 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.711         _N253            
 CLMA_249_319/RSCO                 td                    0.075       9.786 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       9.786         _N252            
 CLMA_249_325/RSCO                 td                    0.075       9.861 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[5][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.861         _N251            
 CLMA_249_331/RSCO                 td                    0.075       9.936 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[15][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.936         _N250            
 CLMA_249_337/RSCO                 td                    0.075      10.011 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000      10.011         _N249            
 CLMA_249_343/RSCO                 td                    0.075      10.086 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000      10.086         _N248            
 CLMA_249_349/RSCO                 td                    0.075      10.161 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.161         _N247            
 CLMA_249_355/RSCO                 td                    0.075      10.236 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[13][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.236         _N246            
 CLMA_249_361/RSCO                 td                    0.075      10.311 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[2][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000      10.311         _N245            
 CLMA_249_367/RSCO                 td                    0.075      10.386 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[4][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.386         _N244            
 CLMA_249_373/RSCO                 td                    0.075      10.461 r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[30][0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000      10.461         _N243            
 CLMA_249_379/RSCO                 td                    0.075      10.536 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000      10.536         _N242            
 CLMA_249_385/RSCO                 td                    0.075      10.611 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000      10.611         _N241            
 CLMA_249_391/RSCO                 td                    0.075      10.686 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000      10.686         _N240            
 CLMA_249_397/RSCI                                                         r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  10.686         Logic Levels: 27 
                                                                                   Logic: 2.229ns(33.870%), Route: 4.352ns(66.130%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.373       8.037         _N6222           
 CLMA_249_397/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.174       8.211                          
 clock uncertainty                                      -0.050       8.161                          

 Recovery time                                          -0.226       7.935                          

 Data required time                                                  7.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.935                          
 Data arrival time                                                  10.686                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.751                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.487       4.105         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.185       4.290 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     4.352       8.642         sys_rst_n        
 CLMA_249_235/RSCO                 td                    0.094       8.736 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[37][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.736         _N266            
 CLMA_249_241/RSCO                 td                    0.075       8.811 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[45][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.811         _N265            
 CLMA_249_247/RSCO                 td                    0.075       8.886 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[42][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.886         _N264            
 CLMA_249_253/RSCO                 td                    0.075       8.961 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.961         _N263            
 CLMA_249_259/RSCO                 td                    0.075       9.036 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       9.036         _N262            
 CLMA_249_265/RSCO                 td                    0.075       9.111 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[34][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.111         _N261            
 CLMA_249_271/RSCO                 td                    0.075       9.186 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[17][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       9.186         _N260            
 CLMA_249_277/RSCO                 td                    0.075       9.261 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[16][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       9.261         _N259            
 CLMA_249_283/RSCO                 td                    0.075       9.336 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[20][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.336         _N258            
 CLMA_249_289/RSCO                 td                    0.075       9.411 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[23][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.411         _N257            
 CLMA_249_295/RSCO                 td                    0.075       9.486 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[12][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.486         _N256            
 CLMA_249_301/RSCO                 td                    0.075       9.561 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[11][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.561         _N255            
 CLMA_249_307/RSCO                 td                    0.075       9.636 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[9][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       9.636         _N254            
 CLMA_249_313/RSCO                 td                    0.075       9.711 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.711         _N253            
 CLMA_249_319/RSCO                 td                    0.075       9.786 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       9.786         _N252            
 CLMA_249_325/RSCO                 td                    0.075       9.861 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[5][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.861         _N251            
 CLMA_249_331/RSCO                 td                    0.075       9.936 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[15][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       9.936         _N250            
 CLMA_249_337/RSCO                 td                    0.075      10.011 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000      10.011         _N249            
 CLMA_249_343/RSCO                 td                    0.075      10.086 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000      10.086         _N248            
 CLMA_249_349/RSCO                 td                    0.075      10.161 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.161         _N247            
 CLMA_249_355/RSCO                 td                    0.075      10.236 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[13][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.236         _N246            
 CLMA_249_361/RSCO                 td                    0.075      10.311 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[2][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000      10.311         _N245            
 CLMA_249_367/RSCO                 td                    0.075      10.386 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[4][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000      10.386         _N244            
 CLMA_249_373/RSCO                 td                    0.075      10.461 r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[30][0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000      10.461         _N243            
 CLMA_249_379/RSCO                 td                    0.075      10.536 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000      10.536         _N242            
 CLMA_249_385/RSCO                 td                    0.075      10.611 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000      10.611         _N241            
 CLMA_249_391/RSCO                 td                    0.075      10.686 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000      10.686         _N240            
 CLMA_249_397/RSCI                                                         r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  10.686         Logic Levels: 27 
                                                                                   Logic: 2.229ns(33.870%), Route: 4.352ns(66.130%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.373       8.037         _N6222           
 CLMA_249_397/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.174       8.211                          
 clock uncertainty                                      -0.050       8.161                          

 Recovery time                                          -0.226       7.935                          

 Data required time                                                  7.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.935                          
 Data arrival time                                                  10.686                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.751                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.418       3.496         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.158       3.654 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     2.267       5.921         sys_rst_n        
 CLMA_201_402/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.921         Logic Levels: 0  
                                                                                   Logic: 0.158ns(6.515%), Route: 2.267ns(93.485%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_467/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1782/CLKOUT
                                   net (fanout=3)        0.438       3.542         _N6223           
 CLMA_201_402/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.368                          
 clock uncertainty                                       0.050       3.418                          

 Removal time                                           -0.064       3.354                          

 Data required time                                                  3.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.354                          
 Data arrival time                                                   5.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.567                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.543
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.418       3.496         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.158       3.654 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     2.427       6.081         sys_rst_n        
 CLMA_243_408/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   6.081         Logic Levels: 0  
                                                                                   Logic: 0.158ns(6.112%), Route: 2.427ns(93.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.439       3.543         _N6222           
 CLMA_243_408/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.369                          
 clock uncertainty                                       0.050       3.419                          

 Removal time                                           -0.064       3.355                          

 Data required time                                                  3.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.355                          
 Data arrival time                                                   6.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.726                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[1]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.418       3.496         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.158       3.654 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     2.308       5.962         sys_rst_n        
 CLMA_273_504/RSCO                 td                    0.080       6.042 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[31][2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.042         _N291            
 CLMA_273_510/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[1]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   6.042         Logic Levels: 1  
                                                                                   Logic: 0.238ns(9.348%), Route: 2.308ns(90.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.448       3.552         _N6222           
 CLMA_273_510/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[1]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.378                          
 clock uncertainty                                       0.050       3.428                          

 Removal time                                           -0.142       3.286                          

 Data required time                                                  3.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.286                          
 Data arrival time                                                   6.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.042
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.442       3.546         _N6222           
 CLMA_285_468/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_285_468/CR3                  tco                   0.248       3.794 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=14)       0.894       4.688         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_303_481/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.688         Logic Levels: 0  
                                                                                   Logic: 0.248ns(21.716%), Route: 0.894ns(78.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.378       8.042         _N6222           
 CLMA_303_481/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.440       8.482                          
 clock uncertainty                                      -0.050       8.432                          

 Recovery time                                          -0.226       8.206                          

 Data required time                                                  8.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.206                          
 Data arrival time                                                   4.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.041
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.442       3.546         _N6222           
 CLMA_285_468/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_285_468/CR3                  tco                   0.248       3.794 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=14)       0.891       4.685         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_309_468/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.248ns(21.773%), Route: 0.891ns(78.227%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.377       8.041         _N6222           
 CLMA_309_468/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.440       8.481                          
 clock uncertainty                                      -0.050       8.431                          

 Recovery time                                          -0.226       8.205                          

 Data required time                                                  8.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.205                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.036
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.441       3.545         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.249       3.794 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.879       4.673         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_243_396/RS                                                           r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.673         Logic Levels: 0  
                                                                                   Logic: 0.249ns(22.074%), Route: 0.879ns(77.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.372       8.036         _N6222           
 CLMA_243_396/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.440       8.476                          
 clock uncertainty                                      -0.050       8.426                          

 Recovery time                                          -0.226       8.200                          

 Data required time                                                  8.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.200                          
 Data arrival time                                                   4.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  3.036
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.372       3.036         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.173       3.209 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.267       3.476         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_421/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.476         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.318%), Route: 0.267ns(60.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.438       3.542         _N6222           
 CLMA_249_421/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Removal time                                           -0.064       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                   3.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  3.036
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.372       3.036         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.173       3.209 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.333       3.542         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_408/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.542         Logic Levels: 0  
                                                                                   Logic: 0.173ns(34.190%), Route: 0.333ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.440       3.544         _N6222           
 CLMA_249_408/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.440       3.104                          
 clock uncertainty                                       0.000       3.104                          

 Removal time                                           -0.064       3.040                          

 Data required time                                                  3.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.040                          
 Data arrival time                                                   3.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  3.036
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.372       3.036         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.173       3.209 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.333       3.542         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_408/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.542         Logic Levels: 0  
                                                                                   Logic: 0.173ns(34.190%), Route: 0.333ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.440       3.544         _N6222           
 CLMA_249_408/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       3.104                          
 clock uncertainty                                       0.000       3.104                          

 Removal time                                           -0.064       3.040                          

 Data required time                                                  3.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.040                          
 Data arrival time                                                   3.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.502                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.478
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.487       4.105         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.185       4.290 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.953       6.243         sys_rst_n        
 CLMS_33_757/RSCO                  td                    0.094       6.337 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[22][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.337         _N51             
 CLMS_33_769/RSCO                  td                    0.075       6.412 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[28][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.412         _N50             
 CLMS_33_775/RSCO                  td                    0.075       6.487 r       vin_data_d2[10]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.487         _N49             
 CLMS_33_781/RSCO                  td                    0.075       6.562 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.562         _N48             
 CLMS_33_787/RSCO                  td                    0.075       6.637 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[25][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.637         _N47             
 CLMS_33_793/RSCO                  td                    0.075       6.712 r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.712         _N46             
 CLMS_33_799/RSCO                  td                    0.075       6.787 r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       6.787         _N45             
 CLMS_33_805/RSCO                  td                    0.075       6.862 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.862         _N44             
 CLMS_33_811/RSCO                  td                    0.075       6.937 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.937         _N43             
 CLMS_33_817/RSCO                  td                    0.075       7.012 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.012         _N42             
 CLMS_33_823/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   7.012         Logic Levels: 10 
                                                                                   Logic: 0.954ns(32.817%), Route: 1.953ns(67.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.400      23.478         _N6224           
 CLMS_33_823/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.540      24.018                          
 clock uncertainty                                      -0.150      23.868                          

 Recovery time                                          -0.226      23.642                          

 Data required time                                                 23.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.642                          
 Data arrival time                                                   7.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.630                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.478
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.487       4.105         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.185       4.290 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.953       6.243         sys_rst_n        
 CLMS_33_757/RSCO                  td                    0.094       6.337 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[22][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.337         _N51             
 CLMS_33_769/RSCO                  td                    0.075       6.412 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[28][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.412         _N50             
 CLMS_33_775/RSCO                  td                    0.075       6.487 r       vin_data_d2[10]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.487         _N49             
 CLMS_33_781/RSCO                  td                    0.075       6.562 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.562         _N48             
 CLMS_33_787/RSCO                  td                    0.075       6.637 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[25][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.637         _N47             
 CLMS_33_793/RSCO                  td                    0.075       6.712 r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.712         _N46             
 CLMS_33_799/RSCO                  td                    0.075       6.787 r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       6.787         _N45             
 CLMS_33_805/RSCO                  td                    0.075       6.862 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.862         _N44             
 CLMS_33_811/RSCO                  td                    0.075       6.937 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.937         _N43             
 CLMS_33_817/RSCO                  td                    0.075       7.012 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.012         _N42             
 CLMS_33_823/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.012         Logic Levels: 10 
                                                                                   Logic: 0.954ns(32.817%), Route: 1.953ns(67.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.400      23.478         _N6224           
 CLMS_33_823/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.540      24.018                          
 clock uncertainty                                      -0.150      23.868                          

 Recovery time                                          -0.226      23.642                          

 Data required time                                                 23.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.642                          
 Data arrival time                                                   7.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.630                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.477
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.487       4.105         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.185       4.290 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.953       6.243         sys_rst_n        
 CLMS_33_757/RSCO                  td                    0.094       6.337 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[22][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.337         _N51             
 CLMS_33_769/RSCO                  td                    0.075       6.412 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[28][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.412         _N50             
 CLMS_33_775/RSCO                  td                    0.075       6.487 r       vin_data_d2[10]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.487         _N49             
 CLMS_33_781/RSCO                  td                    0.075       6.562 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.562         _N48             
 CLMS_33_787/RSCO                  td                    0.075       6.637 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[25][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.637         _N47             
 CLMS_33_793/RSCO                  td                    0.075       6.712 r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.712         _N46             
 CLMS_33_799/RSCO                  td                    0.075       6.787 r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       6.787         _N45             
 CLMS_33_805/RSCO                  td                    0.075       6.862 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.862         _N44             
 CLMS_33_811/RSCO                  td                    0.075       6.937 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.937         _N43             
 CLMS_33_817/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   6.937         Logic Levels: 9  
                                                                                   Logic: 0.879ns(31.038%), Route: 1.953ns(68.962%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.399      23.477         _N6224           
 CLMS_33_817/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.540      24.017                          
 clock uncertainty                                      -0.150      23.867                          

 Recovery time                                          -0.226      23.641                          

 Data required time                                                 23.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.641                          
 Data arrival time                                                   6.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.704                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.083
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.418       3.496         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.158       3.654 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     0.787       4.441         sys_rst_n        
 CLMA_21_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS

 Data arrival time                                                   4.441         Logic Levels: 0  
                                                                                   Logic: 0.158ns(16.720%), Route: 0.787ns(83.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.465       4.083         _N6224           
 CLMA_21_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.581       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Removal time                                           -0.064       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   4.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.003                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.083
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.418       3.496         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.158       3.654 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     0.787       4.441         sys_rst_n        
 CLMA_21_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.441         Logic Levels: 0  
                                                                                   Logic: 0.158ns(16.720%), Route: 0.787ns(83.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.465       4.083         _N6224           
 CLMA_21_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.581       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Removal time                                           -0.064       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   4.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.003                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.083
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.418       3.496         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.158       3.654 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     0.787       4.441         sys_rst_n        
 CLMA_21_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.441         Logic Levels: 0  
                                                                                   Logic: 0.158ns(16.720%), Route: 0.787ns(83.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.465       4.083         _N6224           
 CLMA_21_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.581       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Removal time                                           -0.064       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   4.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.881
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     502.653         ntclkbufg_4      
 HCKB_213_162/CLKOUT               td                    0.287     502.940 f       HCKBROUTE_1791/CLKOUT
                                   net (fanout=1677)     0.458     503.398         _N6227           
 CLMS_135_289/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_135_289/Q0                   tco                   0.187     503.585 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=101)      3.704     507.289         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_159_768/RSCO                 td                    0.094     507.383 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     507.383         _N2973           
 CLMA_159_774/RSCO                 td                    0.075     507.458 r       u_Top_Project/u_algorithm_down/GetMax_u/valid_max_RGB/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     507.458         _N2972           
 CLMA_159_780/RSCO                 td                    0.075     507.533 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     507.533         _N2971           
 CLMA_159_786/RSCO                 td                    0.075     507.608 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     507.608         _N2970           
 CLMA_159_792/RSCI                                                         r       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 507.608         Logic Levels: 4  
                                                                                   Logic: 0.506ns(12.019%), Route: 3.704ns(87.981%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646    1500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515    1502.269         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.245    1502.514 f       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.367    1502.881         _N6226           
 CLMA_159_792/CLK                                                          f       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279    1503.160                          
 clock uncertainty                                      -0.050    1503.110                          

 Recovery time                                          -0.210    1502.900                          

 Data required time                                               1502.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.900                          
 Data arrival time                                                 507.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.881
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     502.653         ntclkbufg_4      
 HCKB_213_162/CLKOUT               td                    0.287     502.940 f       HCKBROUTE_1791/CLKOUT
                                   net (fanout=1677)     0.458     503.398         _N6227           
 CLMS_135_289/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_135_289/Q0                   tco                   0.187     503.585 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=101)      3.704     507.289         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_159_768/RSCO                 td                    0.094     507.383 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     507.383         _N2973           
 CLMA_159_774/RSCO                 td                    0.075     507.458 r       u_Top_Project/u_algorithm_down/GetMax_u/valid_max_RGB/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     507.458         _N2972           
 CLMA_159_780/RSCO                 td                    0.075     507.533 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     507.533         _N2971           
 CLMA_159_786/RSCO                 td                    0.075     507.608 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     507.608         _N2970           
 CLMA_159_792/RSCI                                                         r       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 507.608         Logic Levels: 4  
                                                                                   Logic: 0.506ns(12.019%), Route: 3.704ns(87.981%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646    1500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515    1502.269         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.245    1502.514 f       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.367    1502.881         _N6226           
 CLMA_159_792/CLK                                                          f       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.279    1503.160                          
 clock uncertainty                                      -0.050    1503.110                          

 Recovery time                                          -0.210    1502.900                          

 Data required time                                               1502.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.900                          
 Data arrival time                                                 507.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.881
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     502.653         ntclkbufg_4      
 HCKB_213_162/CLKOUT               td                    0.287     502.940 f       HCKBROUTE_1791/CLKOUT
                                   net (fanout=1677)     0.458     503.398         _N6227           
 CLMS_135_289/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_135_289/Q0                   tco                   0.187     503.585 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=101)      3.704     507.289         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_159_768/RSCO                 td                    0.094     507.383 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     507.383         _N2973           
 CLMA_159_774/RSCO                 td                    0.075     507.458 r       u_Top_Project/u_algorithm_down/GetMax_u/valid_max_RGB/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     507.458         _N2972           
 CLMA_159_780/RSCO                 td                    0.075     507.533 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     507.533         _N2971           
 CLMA_159_786/RSCO                 td                    0.075     507.608 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     507.608         _N2970           
 CLMA_159_792/RSCI                                                         r       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 507.608         Logic Levels: 4  
                                                                                   Logic: 0.506ns(12.019%), Route: 3.704ns(87.981%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646    1500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515    1502.269         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.245    1502.514 f       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.367    1502.881         _N6226           
 CLMA_159_792/CLK                                                          f       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.279    1503.160                          
 clock uncertainty                                      -0.050    1503.110                          

 Recovery time                                          -0.210    1502.900                          

 Data required time                                               1502.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.900                          
 Data arrival time                                                 507.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.347
  Launch Clock Delay      :  2.870
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.356     502.870         _N6229           
 CLMA_225_468/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_225_468/Q0                   tco                   0.159     503.029 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=107)      0.229     503.258         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_219_475/RS                                                           f       u_Top_Project/u_algorithm_left/GetMax_u/count[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                 503.258         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.979%), Route: 0.229ns(59.021%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     502.635         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.425     503.347         _N6229           
 CLMA_219_475/CLK                                                          f       u_Top_Project/u_algorithm_left/GetMax_u/count[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.408     502.939                          
 clock uncertainty                                       0.000     502.939                          

 Removal time                                           -0.063     502.876                          

 Data required time                                                502.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.876                          
 Data arrival time                                                 503.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.347
  Launch Clock Delay      :  2.870
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.356     502.870         _N6229           
 CLMA_225_468/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_225_468/Q0                   tco                   0.159     503.029 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=107)      0.229     503.258         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_219_474/RS                                                           f       u_Top_Project/u_algorithm_left/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.258         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.979%), Route: 0.229ns(59.021%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     502.635         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.425     503.347         _N6229           
 CLMA_219_474/CLK                                                          f       u_Top_Project/u_algorithm_left/GetMax_u/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.939                          
 clock uncertainty                                       0.000     502.939                          

 Removal time                                           -0.063     502.876                          

 Data required time                                                502.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.876                          
 Data arrival time                                                 503.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[3]/opit_0_inv_L5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.347
  Launch Clock Delay      :  2.870
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.356     502.870         _N6229           
 CLMA_225_468/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_225_468/Q0                   tco                   0.159     503.029 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=107)      0.229     503.258         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_219_475/RS                                                           f       u_Top_Project/u_algorithm_left/GetMax_u/count[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 503.258         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.979%), Route: 0.229ns(59.021%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     502.635         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.425     503.347         _N6229           
 CLMA_219_475/CLK                                                          f       u_Top_Project/u_algorithm_left/GetMax_u/count[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.408     502.939                          
 clock uncertainty                                       0.000     502.939                          

 Removal time                                           -0.063     502.876                          

 Data required time                                                502.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.876                          
 Data arrival time                                                 503.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.445       3.549         _N6222           
 CLMA_303_469/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_303_469/Q0                   tco                   0.203       3.752 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.794       4.546         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_285_450/Y2                   td                    0.229       4.775 r       u_Top_Project/u_RGB_control_Top_A/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.535       7.310         nt_ws            
 IOLHR_16_282/DO_P                 td                    1.172       8.482 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.482         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    2.410      10.892 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119      11.011         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                  11.011         Logic Levels: 3  
                                                                                   Logic: 4.014ns(53.793%), Route: 3.448ns(46.207%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.438       3.542         _N6222           
 CLMA_243_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_243_414/Q2                   tco                   0.203       3.745 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.486       4.231         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_261_426/Y3                   td                    0.207       4.438 r       u_Top_Project/u_RGB_control_Top_B/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.523       6.961         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    1.172       8.133 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.133         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    2.410      10.543 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116      10.659         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                  10.659         Logic Levels: 3  
                                                                                   Logic: 3.992ns(56.091%), Route: 3.125ns(43.909%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[20]/opit_0_inv/CLK
Endpoint    : vout_data[20] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.460       3.480         _N6226           
 CLMS_51_781/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK

 CLMS_51_781/Q1                    tco                   0.185       3.665 f       vin_data_d2[20]/opit_0_inv/Q
                                   net (fanout=27)       3.351       7.016         nt_vout_data[20] 
 IOLHR_16_366/DO_P                 td                    1.172       8.188 f       vout_data_obuf[20]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.188         vout_data_obuf[20]/ntO
 IOBD_0_366/PAD                    td                    2.100      10.288 f       vout_data_obuf[20]/opit_0/O
                                   net (fanout=1)        0.126      10.414         vout_data[20]    
 N26                                                                       f       vout_data[20] (port)

 Data arrival time                                                  10.414         Logic Levels: 2  
                                                                                   Logic: 3.457ns(49.856%), Route: 3.477ns(50.144%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs (port)
Endpoint    : vin_hs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G22                                                     0.000       0.000 f       vin_hs (port)    
                                   net (fanout=1)        0.142       0.142         vin_hs           
 IOBD_0_732/DIN                    td                    0.646       0.788 f       vin_hs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.788         vin_hs_ibuf/ntD  
 IOLHR_16_732/DI_TO_CLK            td                    0.091       0.879 f       vin_hs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.228       1.107         nt_vin_hs        
 CLMA_21_732/M0                                                            f       vin_hs_d0/opit_0_inv/D

 Data arrival time                                                   1.107         Logic Levels: 2  
                                                                                   Logic: 0.737ns(66.576%), Route: 0.370ns(33.424%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[4] (port)
Endpoint    : vin_data_d0[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H22                                                     0.000       0.000 f       vin_data[4] (port)
                                   net (fanout=1)        0.123       0.123         vin_data[4]      
 IOBS_0_750/DIN                    td                    0.646       0.769 f       vin_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.769         vin_data_ibuf[4]/ntD
 IOLHR_16_750/DI_TO_CLK            td                    0.091       0.860 f       vin_data_ibuf[4]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.297       1.157         nt_vin_data[4]   
 CLMS_27_751/M1                                                            f       vin_data_d0[4]/opit_0_inv/D

 Data arrival time                                                   1.157         Logic Levels: 2  
                                                                                   Logic: 0.737ns(63.699%), Route: 0.420ns(36.301%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[1] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G24                                                     0.000       0.000 f       vin_data[1] (port)
                                   net (fanout=1)        0.142       0.142         vin_data[1]      
 IOBD_0_684/DIN                    td                    0.646       0.788 f       vin_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.788         vin_data_ibuf[1]/ntD
 IOLHR_16_684/DI_TO_CLK            td                    0.091       0.879 f       vin_data_ibuf[1]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.302       1.181         nt_vin_data[1]   
 CLMA_27_690/M0                                                            f       u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/D

 Data arrival time                                                   1.181         Logic Levels: 2  
                                                                                   Logic: 0.737ns(62.405%), Route: 0.444ns(37.595%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.013
  Launch Clock Delay      :  2.366
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.301       2.366         _N6222           
 CLMA_261_402/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK

 CLMA_261_402/Q1                   tco                   0.125       2.491 f       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.227       2.718         u_Top_Project/rd_en_Right_FIFO
 CLMA_261_397/CR1                  td                    0.183       2.901 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.371       3.272         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N2
 CLMA_261_409/COUT                 td                    0.228       3.500 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.500         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_261_415/Y0                   td                    0.037       3.537 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.408       3.945         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_261_390/Y1                   td                    0.066       4.011 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.160       4.171         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [3]
 CLMA_261_396/COUT                 td                    0.193       4.364 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.364         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_261_402/CIN                                                          f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.364         Logic Levels: 5  
                                                                                   Logic: 0.832ns(41.642%), Route: 1.166ns(58.358%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.252       7.013         _N6222           
 CLMA_261_402/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.352       7.365                          
 clock uncertainty                                      -0.050       7.315                          

 Setup time                                             -0.047       7.268                          

 Data required time                                                  7.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.268                          
 Data arrival time                                                   4.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.299       2.364         _N6222           
 CLMA_303_450/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_303_450/Q1                   tco                   0.125       2.489 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=98)       0.349       2.838         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [2]
 CLMS_285_445/Y1                   td                    0.122       2.960 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N119_1/gateop_perm/Y
                                   net (fanout=2)        0.232       3.192         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMS_291_439/COUT                 td                    0.193       3.385 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.385         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMS_291_445/COUT                 td                    0.056       3.441 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.441         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N596
 CLMS_291_451/Y1                   td                    0.087       3.528 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.242       3.770         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMS_291_469/Y3                   td                    0.039       3.809 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.357       4.166         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_303_444/COUT                 td                    0.102       4.268 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop/COUT
                                   net (fanout=1)        0.000       4.268         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_303_450/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.268         Logic Levels: 6  
                                                                                   Logic: 0.724ns(38.025%), Route: 1.180ns(61.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.251       7.012         _N6222           
 CLMA_303_450/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.352       7.364                          
 clock uncertainty                                      -0.050       7.314                          

 Setup time                                             -0.047       7.267                          

 Data required time                                                  7.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.267                          
 Data arrival time                                                   4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  2.369
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.304       2.369         _N6222           
 CLMA_285_492/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK

 CLMA_285_492/Q1                   tco                   0.125       2.494 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.246       2.740         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rptr [8]
 CLMA_291_480/Y1                   td                    0.150       2.890 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N114_4/gateop_perm/Y
                                   net (fanout=2)        0.230       3.120         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_285_480/COUT                 td                    0.193       3.313 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.313         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N6270
 CLMA_285_486/Y0                   td                    0.037       3.350 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.279       3.629         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_291_468/Y1                   td                    0.125       3.754 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.233       3.987         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [3]
 CLMA_285_462/COUT                 td                    0.193       4.180 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.180         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_285_468/CIN                                                          f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.180         Logic Levels: 5  
                                                                                   Logic: 0.823ns(45.445%), Route: 0.988ns(54.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.251       7.012         _N6222           
 CLMA_285_468/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.337       7.349                          
 clock uncertainty                                      -0.050       7.299                          

 Setup time                                             -0.047       7.252                          

 Data required time                                                  7.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.252                          
 Data arrival time                                                   4.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.369
  Launch Clock Delay      :  2.016
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.255       2.016         _N6222           
 CLMA_261_385/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK

 CLMA_261_385/Q1                   tco                   0.103       2.119 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.175         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [6]
 CLMA_261_384/M3                                                           r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D

 Data arrival time                                                   2.175         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.304       2.369         _N6222           
 CLMA_261_384/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.032                          
 clock uncertainty                                       0.000       2.032                          

 Hold time                                               0.027       2.059                          

 Data required time                                                  2.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.059                          
 Data arrival time                                                   2.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.366
  Launch Clock Delay      :  2.013
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.252       2.013         _N6222           
 CLMA_303_445/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK

 CLMA_303_445/CR2                  tco                   0.123       2.136 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.053       2.189         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [3]
 CLMA_303_444/M3                                                           f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D

 Data arrival time                                                   2.189         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.301       2.366         _N6222           
 CLMA_303_444/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.029                          
 clock uncertainty                                       0.000       2.029                          

 Hold time                                               0.027       2.056                          

 Data required time                                                  2.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.056                          
 Data arrival time                                                   2.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.368
  Launch Clock Delay      :  2.015
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.254       2.015         _N6222           
 CLMA_261_390/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK

 CLMA_261_390/CR2                  tco                   0.123       2.138 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.053       2.191         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [1]
 CLMA_261_390/M3                                                           f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D

 Data arrival time                                                   2.191         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.303       2.368         _N6222           
 CLMA_261_390/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.352       2.016                          
 clock uncertainty                                       0.000       2.016                          

 Hold time                                               0.027       2.043                          

 Data required time                                                  2.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.043                          
 Data arrival time                                                   2.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.320
  Launch Clock Delay      :  2.758
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.329       2.758         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_816/Q3                    tco                   0.125       2.883 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.043         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_21_811/Y2                    td                    0.125       3.168 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.147       3.315         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85173
 CLMA_21_811/CR0                   td                    0.185       3.500 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.242       3.742         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85176
 CLMA_21_811/Y1                    td                    0.062       3.804 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.383       4.187         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_810/CECO                  td                    0.088       4.275 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.275         _N4383           
 CLMA_21_816/CECO                  td                    0.088       4.363 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.363         _N4382           
 CLMA_21_822/CECO                  td                    0.088       4.451 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.451         _N4381           
 CLMA_21_828/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.451         Logic Levels: 6  
                                                                                   Logic: 0.761ns(44.950%), Route: 0.932ns(55.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.283      22.320         _N6224           
 CLMA_21_828/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.745                          
 clock uncertainty                                      -0.150      22.595                          

 Setup time                                             -0.116      22.479                          

 Data required time                                                 22.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.479                          
 Data arrival time                                                   4.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.028                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.319
  Launch Clock Delay      :  2.758
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.329       2.758         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_816/Q3                    tco                   0.125       2.883 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.043         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_21_811/Y2                    td                    0.125       3.168 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.147       3.315         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85173
 CLMA_21_811/CR0                   td                    0.185       3.500 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.242       3.742         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85176
 CLMA_21_811/Y1                    td                    0.062       3.804 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.383       4.187         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_810/CECO                  td                    0.088       4.275 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.275         _N4383           
 CLMA_21_816/CECO                  td                    0.088       4.363 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.363         _N4382           
 CLMA_21_822/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.363         Logic Levels: 5  
                                                                                   Logic: 0.673ns(41.931%), Route: 0.932ns(58.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.282      22.319         _N6224           
 CLMA_21_822/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.744                          
 clock uncertainty                                      -0.150      22.594                          

 Setup time                                             -0.116      22.478                          

 Data required time                                                 22.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.478                          
 Data arrival time                                                   4.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.115                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.758
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.329       2.758         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_816/Q3                    tco                   0.125       2.883 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.043         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_21_811/Y2                    td                    0.125       3.168 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.147       3.315         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85173
 CLMA_21_811/CR0                   td                    0.185       3.500 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.242       3.742         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N85176
 CLMA_21_811/Y1                    td                    0.062       3.804 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.383       4.187         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_810/CECO                  td                    0.088       4.275 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.275         _N4383           
 CLMA_21_816/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.275         Logic Levels: 4  
                                                                                   Logic: 0.585ns(38.563%), Route: 0.932ns(61.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.281      22.318         _N6224           
 CLMA_21_816/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.758                          
 clock uncertainty                                      -0.150      22.608                          

 Setup time                                             -0.116      22.492                          

 Data required time                                                 22.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.492                          
 Data arrival time                                                   4.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.217                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/I1
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.776
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_1784/CLKOUT
                                   net (fanout=5)        0.296       2.341         _N6225           
 CLMA_21_918/CLK                                                           r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_918/Q1                    tco                   0.109       2.450 f       sys_reset_n_u0/timer_cnt[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.112       2.562         sys_reset_n_u0/timer_cnt [9]
 CLMA_21_913/B1                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.562         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.479                          
 clock uncertainty                                       0.000       2.479                          

 Hold time                                              -0.066       2.413                          

 Data required time                                                  2.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.413                          
 Data arrival time                                                   2.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.298       2.335         _N6224           
 CLMA_21_912/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_912/Q3                    tco                   0.109       2.444 f       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.103       2.547         sys_reset_n_u0/timer_cnt [7]
 CLMA_21_912/COUT                  td                    0.078       2.625 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.625         sys_reset_n_u0/_N627
 CLMA_21_918/CIN                                                           r       sys_reset_n_u0/timer_cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.625         Logic Levels: 1  
                                                                                   Logic: 0.187ns(64.483%), Route: 0.103ns(35.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_1784/CLKOUT
                                   net (fanout=5)        0.344       2.783         _N6225           
 CLMA_21_918/CLK                                                           r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.297       2.486                          
 clock uncertainty                                       0.000       2.486                          

 Hold time                                              -0.014       2.472                          

 Data required time                                                  2.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.472                          
 Data arrival time                                                   2.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.153                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.776
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_1784/CLKOUT
                                   net (fanout=5)        0.295       2.340         _N6225           
 CLMA_21_924/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_924/Q0                    tco                   0.103       2.443 r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.177       2.620         sys_reset_n_u0/timer_cnt [12]
 CLMA_21_913/B4                                                            r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.620         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.786%), Route: 0.177ns(63.214%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.479                          
 clock uncertainty                                       0.000       2.479                          

 Hold time                                              -0.022       2.457                          

 Data required time                                                  2.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.457                          
 Data arrival time                                                   2.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][15]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.992
  Launch Clock Delay      :  2.380
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.323       2.380         _N6226           
 CLMA_21_732/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_732/Q2                    tco                   0.125       2.505 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=36)       1.895       4.400         nt_vout_hs       
 CLMS_159_313/Y2                   td                    0.066       4.466 f       u_Top_Project/u_algorithm_left/N1888_1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.164       4.630         u_Top_Project/u_algorithm_down/N567
 CLMA_165_306/Y2                   td                    0.070       4.700 f       u_Top_Project/u_algorithm_down/N1124_1/LUT6_inst_perm/L6
                                   net (fanout=3850)     3.069       7.769         u_Top_Project/u_algorithm_down/_N36721
 CLMA_219_967/Y2                   td                    0.070       7.839 f       u_Top_Project/u_algorithm_down/N4600/LUT6_inst_perm/L6
                                   net (fanout=24)       1.138       8.977         u_Top_Project/u_algorithm_down/N4600
 CLMS_309_907/CE                                                           f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][15]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.977         Logic Levels: 3  
                                                                                   Logic: 0.331ns(5.017%), Route: 6.266ns(94.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_1788/CLKOUT
                                   net (fanout=1588)     0.238     501.992         _N6230           
 CLMS_309_907/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][15]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.200                          
 clock uncertainty                                      -0.050     502.150                          

 Setup time                                             -0.072     502.078                          

 Data required time                                                502.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.078                          
 Data arrival time                                                   8.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.101                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][21]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.023
  Launch Clock Delay      :  2.380
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.323       2.380         _N6226           
 CLMA_21_732/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_732/Q2                    tco                   0.125       2.505 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=36)       1.895       4.400         nt_vout_hs       
 CLMS_159_313/Y2                   td                    0.066       4.466 f       u_Top_Project/u_algorithm_left/N1888_1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.164       4.630         u_Top_Project/u_algorithm_down/N567
 CLMA_165_306/Y2                   td                    0.070       4.700 f       u_Top_Project/u_algorithm_down/N1124_1/LUT6_inst_perm/L6
                                   net (fanout=3850)     3.069       7.769         u_Top_Project/u_algorithm_down/_N36721
 CLMA_219_967/Y2                   td                    0.070       7.839 f       u_Top_Project/u_algorithm_down/N4600/LUT6_inst_perm/L6
                                   net (fanout=24)       1.031       8.870         u_Top_Project/u_algorithm_down/N4600
 CLMA_303_1021/CE                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][21]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.870         Logic Levels: 3  
                                                                                   Logic: 0.331ns(5.100%), Route: 6.159ns(94.900%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     501.567         ntclkbufg_4      
 HCKB_213_1099/CLKOUT              td                    0.195     501.762 f       HCKBROUTE_1789/CLKOUT
                                   net (fanout=955)      0.261     502.023         _N6231           
 CLMA_303_1021/CLK                                                         f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[29][21]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.231                          
 clock uncertainty                                      -0.050     502.181                          

 Setup time                                             -0.072     502.109                          

 Data required time                                                502.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.109                          
 Data arrival time                                                   8.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.239                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_max[37][20]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.002
  Launch Clock Delay      :  2.380
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.323       2.380         _N6226           
 CLMA_21_732/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_732/Q2                    tco                   0.125       2.505 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=36)       1.895       4.400         nt_vout_hs       
 CLMS_159_313/Y2                   td                    0.066       4.466 f       u_Top_Project/u_algorithm_left/N1888_1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.164       4.630         u_Top_Project/u_algorithm_down/N567
 CLMA_165_306/Y2                   td                    0.070       4.700 f       u_Top_Project/u_algorithm_down/N1124_1/LUT6_inst_perm/L6
                                   net (fanout=3850)     3.175       7.875         u_Top_Project/u_algorithm_down/_N36721
 CLMA_219_973/Y2                   td                    0.070       7.945 f       u_Top_Project/u_algorithm_down/N3325/LUT6_inst_perm/L6
                                   net (fanout=24)       0.902       8.847         u_Top_Project/u_algorithm_down/N3325
 CLMA_219_1075/CE                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_max[37][20]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.847         Logic Levels: 3  
                                                                                   Logic: 0.331ns(5.118%), Route: 6.136ns(94.882%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     501.567         ntclkbufg_4      
 HCKB_213_1099/CLKOUT              td                    0.195     501.762 f       HCKBROUTE_1789/CLKOUT
                                   net (fanout=955)      0.240     502.002         _N6231           
 CLMA_219_1075/CLK                                                         f       u_Top_Project/u_algorithm_down/RGB_hor_up_max[37][20]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.210                          
 clock uncertainty                                      -0.050     502.160                          

 Setup time                                             -0.072     502.088                          

 Data required time                                                502.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.088                          
 Data arrival time                                                   8.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.376
  Launch Clock Delay      :  2.029
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.564         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.270       2.029         _N6226           
 CLMA_51_726/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_51_726/CR1                   tco                   0.123       2.152 r       u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.110       2.262         u_CORES/u_debug_core_0/data_pipe[0] [6]
 CLMA_51_726/D4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.262         Logic Levels: 0  
                                                                                   Logic: 0.123ns(52.790%), Route: 0.110ns(47.210%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.319       2.376         _N6226           
 CLMA_51_726/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.030                          
 clock uncertainty                                       0.000       2.030                          

 Hold time                                              -0.018       2.012                          

 Data required time                                                  2.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.012                          
 Data arrival time                                                   2.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.379
  Launch Clock Delay      :  2.033
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.564         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.274       2.033         _N6226           
 CLMA_27_732/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_27_732/CR1                   tco                   0.123       2.156 r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.265         u_CORES/u_debug_core_0/data_pipe[0] [14]
 CLMA_27_732/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.265         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.322       2.379         _N6226           
 CLMA_27_732/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.033                          
 clock uncertainty                                       0.000       2.033                          

 Hold time                                              -0.018       2.015                          

 Data required time                                                  2.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.015                          
 Data arrival time                                                   2.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.385
  Launch Clock Delay      :  2.039
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.564         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.280       2.039         _N6226           
 CLMA_27_696/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_27_696/CR1                   tco                   0.123       2.162 r       u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.271         u_CORES/u_debug_core_0/data_pipe[0] [40]
 CLMA_27_696/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.271         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.328       2.385         _N6226           
 CLMA_27_696/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.039                          
 clock uncertainty                                       0.000       2.039                          

 Hold time                                              -0.018       2.021                          

 Data required time                                                  2.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.021                          
 Data arrival time                                                   2.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.091
  Launch Clock Delay      :  2.475
  Clock Pessimism Removal :  0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.326       2.475         _N6221           
 CLMA_63_672/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_63_672/CR0                   tco                   0.140       2.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.240       2.855         u_CORES/u_jtag_hub/data_ctrl
 CLMA_57_672/D2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.855         Logic Levels: 0  
                                                                                   Logic: 0.140ns(36.842%), Route: 0.240ns(63.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.190      26.190         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.287 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.615         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195      26.810 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.281      27.091         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.339      27.430                          
 clock uncertainty                                      -0.050      27.380                          

 Setup time                                             -0.132      27.248                          

 Data required time                                                 27.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.248                          
 Data arrival time                                                   2.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.092
  Launch Clock Delay      :  2.475
  Clock Pessimism Removal :  0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.326       2.475         _N6221           
 CLMA_63_672/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_63_672/CR0                   tco                   0.140       2.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.236       2.851         u_CORES/u_jtag_hub/data_ctrl
 CLMA_57_666/A2                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.851         Logic Levels: 0  
                                                                                   Logic: 0.140ns(37.234%), Route: 0.236ns(62.766%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.190      26.190         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.287 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.615         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195      26.810 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.282      27.092         _N6221           
 CLMA_57_666/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.339      27.431                          
 clock uncertainty                                      -0.050      27.381                          

 Setup time                                             -0.135      27.246                          

 Data required time                                                 27.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.246                          
 Data arrival time                                                   2.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.091
  Launch Clock Delay      :  2.475
  Clock Pessimism Removal :  0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.326       2.475         _N6221           
 CLMA_63_672/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_63_672/CR0                   tco                   0.141       2.616 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.246       2.862         u_CORES/u_jtag_hub/data_ctrl
 CLMA_57_672/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   2.862         Logic Levels: 0  
                                                                                   Logic: 0.141ns(36.434%), Route: 0.246ns(63.566%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.190      26.190         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.287 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.615         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195      26.810 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.281      27.091         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.339      27.430                          
 clock uncertainty                                      -0.050      27.380                          

 Setup time                                             -0.083      27.297                          

 Data required time                                                 27.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.297                          
 Data arrival time                                                   2.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.473
  Launch Clock Delay      :  1.990
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.094       1.094         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.191 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.519         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195       1.714 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.276       1.990         _N6221           
 CLMA_57_691/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_57_691/Q0                    tco                   0.109       2.099 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.103       2.202         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_57_690/A2                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.202         Logic Levels: 0  
                                                                                   Logic: 0.109ns(51.415%), Route: 0.103ns(48.585%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.324       2.473         _N6221           
 CLMA_57_690/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.468       2.005                          
 clock uncertainty                                       0.000       2.005                          

 Hold time                                              -0.056       1.949                          

 Data required time                                                  1.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.949                          
 Data arrival time                                                   2.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.467
  Launch Clock Delay      :  1.984
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.094       1.094         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.191 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.519         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195       1.714 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.270       1.984         _N6221           
 CLMA_63_714/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_63_714/Q1                    tco                   0.109       2.093 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.112       2.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112]
 CLMA_63_720/B2                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.205         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.318       2.467         _N6221           
 CLMA_63_720/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.468       1.999                          
 clock uncertainty                                       0.000       1.999                          

 Hold time                                              -0.048       1.951                          

 Data required time                                                  1.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.951                          
 Data arrival time                                                   2.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.473
  Launch Clock Delay      :  1.990
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.094       1.094         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.191 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.519         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195       1.714 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.276       1.990         _N6221           
 CLMS_51_697/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_51_697/Q2                    tco                   0.109       2.099 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=44)       0.104       2.203         u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]
 CLMA_51_696/A2                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.203         Logic Levels: 0  
                                                                                   Logic: 0.109ns(51.174%), Route: 0.104ns(48.826%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.324       2.473         _N6221           
 CLMA_51_696/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.468       2.005                          
 clock uncertainty                                       0.000       2.005                          

 Hold time                                              -0.056       1.949                          

 Data required time                                                  1.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.949                          
 Data arrival time                                                   2.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.983
  Launch Clock Delay      :  1.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761      25.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.261         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233      26.494 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.329      26.823         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_57_661/Q0                    tco                   0.125      26.948 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.251      27.199         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_51_679/Y1                    td                    0.125      27.324 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.284      27.608         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_45_714/Y0                    td                    0.100      27.708 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.396      28.104         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMS_33_697/CR0                   td                    0.134      28.238 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.407      28.645         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_757/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.645         Logic Levels: 3  
                                                                                   Logic: 0.484ns(26.564%), Route: 1.338ns(73.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.094      51.094         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.191 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.519         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195      51.714 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.269      51.983         _N6221           
 CLMS_27_757/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.983                          
 clock uncertainty                                      -0.050      51.933                          

 Setup time                                             -0.072      51.861                          

 Data required time                                                 51.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.861                          
 Data arrival time                                                  28.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.983
  Launch Clock Delay      :  1.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761      25.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.261         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233      26.494 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.329      26.823         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_57_661/Q0                    tco                   0.125      26.948 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.251      27.199         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_51_679/Y1                    td                    0.125      27.324 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.284      27.608         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_45_714/Y0                    td                    0.100      27.708 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.396      28.104         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMS_33_697/CR0                   td                    0.134      28.238 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.407      28.645         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_757/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  28.645         Logic Levels: 3  
                                                                                   Logic: 0.484ns(26.564%), Route: 1.338ns(73.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.094      51.094         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.191 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.519         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195      51.714 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.269      51.983         _N6221           
 CLMS_27_757/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      51.983                          
 clock uncertainty                                      -0.050      51.933                          

 Setup time                                             -0.072      51.861                          

 Data required time                                                 51.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.861                          
 Data arrival time                                                  28.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.990
  Launch Clock Delay      :  1.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761      25.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.261         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233      26.494 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.329      26.823         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_57_661/Q0                    tco                   0.125      26.948 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.251      27.199         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_51_679/Y1                    td                    0.125      27.324 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.284      27.608         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_45_714/Y0                    td                    0.100      27.708 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.396      28.104         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMS_33_697/CR0                   td                    0.126      28.230 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.325      28.555         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_721/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  28.555         Logic Levels: 3  
                                                                                   Logic: 0.476ns(27.483%), Route: 1.256ns(72.517%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.094      51.094         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.191 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.519         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195      51.714 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.276      51.990         _N6221           
 CLMS_27_721/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      51.990                          
 clock uncertainty                                      -0.050      51.940                          

 Setup time                                             -0.116      51.824                          

 Data required time                                                 51.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.824                          
 Data arrival time                                                  28.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.983  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.475
  Launch Clock Delay      :  1.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.595      25.595         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.692 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.020         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      26.215 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.277      26.492         _N6220           
 CLMA_57_685/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_57_685/Q1                    tco                   0.109      26.601 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.112      26.713         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_51_685/D5                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.713         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.326       2.475         _N6221           
 CLMS_51_685/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.475                          
 clock uncertainty                                       0.050       2.525                          

 Hold time                                              -0.008       2.517                          

 Data required time                                                  2.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.517                          
 Data arrival time                                                  26.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.983  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.475
  Launch Clock Delay      :  1.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.595      25.595         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.692 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.020         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      26.215 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.277      26.492         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_63_678/Q3                    tco                   0.109      26.601 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.112      26.713         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_57_678/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.713         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.326       2.475         _N6221           
 CLMA_57_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.475                          
 clock uncertainty                                       0.050       2.525                          

 Hold time                                              -0.008       2.517                          

 Data required time                                                  2.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.517                          
 Data arrival time                                                  26.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.983  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.475
  Launch Clock Delay      :  1.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.595      25.595         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.692 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.020         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      26.215 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.277      26.492         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_63_678/Q0                    tco                   0.103      26.595 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.118      26.713         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_57_678/B4                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  26.713         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.416       1.416         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.531 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.916         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233       2.149 r       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.326       2.475         _N6221           
 CLMA_57_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.475                          
 clock uncertainty                                       0.050       2.525                          

 Hold time                                              -0.022       2.503                          

 Data required time                                                  2.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.503                          
 Data arrival time                                                  26.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.492
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.578      76.578         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.693 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.078         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233      77.311 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.328      77.639         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_57_672/CR1                   tco                   0.141      77.780 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.327      78.107         u_CORES/id_o [0] 
 CLMA_57_685/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  78.107         Logic Levels: 0  
                                                                                   Logic: 0.141ns(30.128%), Route: 0.327ns(69.872%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.595     125.595         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.692 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.020         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195     126.215 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.277     126.492         _N6220           
 CLMA_57_685/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.492                          
 clock uncertainty                                      -0.050     126.442                          

 Setup time                                             -0.074     126.368                          

 Data required time                                                126.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.368                          
 Data arrival time                                                  78.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.492
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.578      76.578         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.693 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.078         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233      77.311 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.328      77.639         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_57_672/CR1                   tco                   0.141      77.780 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.326      78.106         u_CORES/id_o [0] 
 CLMA_63_678/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                  78.106         Logic Levels: 0  
                                                                                   Logic: 0.141ns(30.193%), Route: 0.326ns(69.807%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.595     125.595         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.692 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.020         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195     126.215 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.277     126.492         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.492                          
 clock uncertainty                                      -0.050     126.442                          

 Setup time                                             -0.074     126.368                          

 Data required time                                                126.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.368                          
 Data arrival time                                                  78.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.492
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.578      76.578         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.693 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.078         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.233      77.311 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.328      77.639         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_57_672/Q2                    tco                   0.126      77.765 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.325      78.090         u_CORES/id_o [1] 
 CLMA_63_678/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  78.090         Logic Levels: 0  
                                                                                   Logic: 0.126ns(27.938%), Route: 0.325ns(72.062%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.595     125.595         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.692 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.020         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195     126.215 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.277     126.492         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.492                          
 clock uncertainty                                      -0.050     126.442                          

 Setup time                                             -0.074     126.368                          

 Data required time                                                126.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.368                          
 Data arrival time                                                  78.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.823
  Launch Clock Delay      :  2.091
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.190     126.190         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.287 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.615         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195     126.810 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.281     127.091         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_57_672/Q2                    tco                   0.104     127.195 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.122     127.317         u_CORES/id_o [1] 
 CLMA_57_661/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 127.317         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.018%), Route: 0.122ns(53.982%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761     125.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.261         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233     126.494 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.329     126.823         _N6220           
 CLMA_57_661/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.823                          
 clock uncertainty                                       0.050     126.873                          

 Hold time                                              -0.025     126.848                          

 Data required time                                                126.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.848                          
 Data arrival time                                                 127.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  2.091
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.190     126.190         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.287 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.615         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195     126.810 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.281     127.091         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_57_672/Q0                    tco                   0.104     127.195 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.123     127.318         u_CORES/id_o [3] 
 CLMA_57_685/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 127.318         Logic Levels: 0  
                                                                                   Logic: 0.104ns(45.815%), Route: 0.123ns(54.185%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761     125.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.261         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233     126.494 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.325     126.819         _N6220           
 CLMA_57_685/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.819                          
 clock uncertainty                                       0.050     126.869                          

 Hold time                                              -0.025     126.844                          

 Data required time                                                126.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.844                          
 Data arrival time                                                 127.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  2.091
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.190     126.190         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.287 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.615         ntclkbufg_3      
 HCKB_213_516/CLKOUT               td                    0.195     126.810 f       HCKBROUTE_1780/CLKOUT
                                   net (fanout=155)      0.281     127.091         _N6221           
 CLMA_57_672/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_57_672/Q0                    tco                   0.109     127.200 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.173     127.373         u_CORES/id_o [3] 
 CLMA_63_678/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.373         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.652%), Route: 0.173ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761     125.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.261         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233     126.494 r       HCKBROUTE_1779/CLKOUT
                                   net (fanout=11)       0.325     126.819         _N6220           
 CLMA_63_678/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.819                          
 clock uncertainty                                       0.050     126.869                          

 Hold time                                               0.027     126.896                          

 Data required time                                                126.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.896                          
 Data arrival time                                                 127.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.477                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.125       2.901 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     2.783       5.684         sys_rst_n        
 CLMA_249_235/RSCO                 td                    0.052       5.736 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[37][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.736         _N266            
 CLMA_249_241/RSCO                 td                    0.049       5.785 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[45][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.785         _N265            
 CLMA_249_247/RSCO                 td                    0.049       5.834 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[42][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.834         _N264            
 CLMA_249_253/RSCO                 td                    0.049       5.883 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.883         _N263            
 CLMA_249_259/RSCO                 td                    0.049       5.932 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.932         _N262            
 CLMA_249_265/RSCO                 td                    0.049       5.981 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[34][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.981         _N261            
 CLMA_249_271/RSCO                 td                    0.049       6.030 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[17][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.030         _N260            
 CLMA_249_277/RSCO                 td                    0.049       6.079 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[16][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.079         _N259            
 CLMA_249_283/RSCO                 td                    0.049       6.128 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[20][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.128         _N258            
 CLMA_249_289/RSCO                 td                    0.049       6.177 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[23][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.177         _N257            
 CLMA_249_295/RSCO                 td                    0.049       6.226 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[12][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.226         _N256            
 CLMA_249_301/RSCO                 td                    0.049       6.275 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[11][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.275         _N255            
 CLMA_249_307/RSCO                 td                    0.049       6.324 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[9][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.324         _N254            
 CLMA_249_313/RSCO                 td                    0.049       6.373 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.373         _N253            
 CLMA_249_319/RSCO                 td                    0.049       6.422 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.422         _N252            
 CLMA_249_325/RSCO                 td                    0.049       6.471 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[5][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.471         _N251            
 CLMA_249_331/RSCO                 td                    0.049       6.520 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[15][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.520         _N250            
 CLMA_249_337/RSCO                 td                    0.049       6.569 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.569         _N249            
 CLMA_249_343/RSCO                 td                    0.049       6.618 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.618         _N248            
 CLMA_249_349/RSCO                 td                    0.049       6.667 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.667         _N247            
 CLMA_249_355/RSCO                 td                    0.049       6.716 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[13][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.716         _N246            
 CLMA_249_361/RSCO                 td                    0.049       6.765 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[2][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.765         _N245            
 CLMA_249_367/RSCO                 td                    0.049       6.814 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[4][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.814         _N244            
 CLMA_249_373/RSCO                 td                    0.049       6.863 r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[30][0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.863         _N243            
 CLMA_249_379/RSCO                 td                    0.049       6.912 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       6.912         _N242            
 CLMA_249_385/RSCO                 td                    0.049       6.961 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       6.961         _N241            
 CLMA_249_391/RSCO                 td                    0.049       7.010 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       7.010         _N240            
 CLMA_249_397/RSCI                                                         r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   7.010         Logic Levels: 27 
                                                                                   Logic: 1.451ns(34.270%), Route: 2.783ns(65.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.251       7.012         _N6222           
 CLMA_249_397/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.110       7.122                          
 clock uncertainty                                      -0.050       7.072                          

 Recovery time                                          -0.116       6.956                          

 Data required time                                                  6.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.956                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.054                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.125       2.901 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     2.783       5.684         sys_rst_n        
 CLMA_249_235/RSCO                 td                    0.052       5.736 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[37][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.736         _N266            
 CLMA_249_241/RSCO                 td                    0.049       5.785 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[45][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.785         _N265            
 CLMA_249_247/RSCO                 td                    0.049       5.834 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[42][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.834         _N264            
 CLMA_249_253/RSCO                 td                    0.049       5.883 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.883         _N263            
 CLMA_249_259/RSCO                 td                    0.049       5.932 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.932         _N262            
 CLMA_249_265/RSCO                 td                    0.049       5.981 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[34][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.981         _N261            
 CLMA_249_271/RSCO                 td                    0.049       6.030 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[17][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.030         _N260            
 CLMA_249_277/RSCO                 td                    0.049       6.079 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[16][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.079         _N259            
 CLMA_249_283/RSCO                 td                    0.049       6.128 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[20][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.128         _N258            
 CLMA_249_289/RSCO                 td                    0.049       6.177 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[23][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.177         _N257            
 CLMA_249_295/RSCO                 td                    0.049       6.226 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[12][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.226         _N256            
 CLMA_249_301/RSCO                 td                    0.049       6.275 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[11][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.275         _N255            
 CLMA_249_307/RSCO                 td                    0.049       6.324 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[9][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.324         _N254            
 CLMA_249_313/RSCO                 td                    0.049       6.373 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.373         _N253            
 CLMA_249_319/RSCO                 td                    0.049       6.422 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.422         _N252            
 CLMA_249_325/RSCO                 td                    0.049       6.471 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[5][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.471         _N251            
 CLMA_249_331/RSCO                 td                    0.049       6.520 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[15][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.520         _N250            
 CLMA_249_337/RSCO                 td                    0.049       6.569 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.569         _N249            
 CLMA_249_343/RSCO                 td                    0.049       6.618 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.618         _N248            
 CLMA_249_349/RSCO                 td                    0.049       6.667 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.667         _N247            
 CLMA_249_355/RSCO                 td                    0.049       6.716 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[13][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.716         _N246            
 CLMA_249_361/RSCO                 td                    0.049       6.765 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[2][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.765         _N245            
 CLMA_249_367/RSCO                 td                    0.049       6.814 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[4][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.814         _N244            
 CLMA_249_373/RSCO                 td                    0.049       6.863 r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[30][0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.863         _N243            
 CLMA_249_379/RSCO                 td                    0.049       6.912 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       6.912         _N242            
 CLMA_249_385/RSCO                 td                    0.049       6.961 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       6.961         _N241            
 CLMA_249_391/RSCO                 td                    0.049       7.010 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       7.010         _N240            
 CLMA_249_397/RSCI                                                         r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   7.010         Logic Levels: 27 
                                                                                   Logic: 1.451ns(34.270%), Route: 2.783ns(65.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.251       7.012         _N6222           
 CLMA_249_397/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.110       7.122                          
 clock uncertainty                                      -0.050       7.072                          

 Recovery time                                          -0.116       6.956                          

 Data required time                                                  6.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.956                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.054                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.125       2.901 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     2.783       5.684         sys_rst_n        
 CLMA_249_235/RSCO                 td                    0.052       5.736 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[37][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.736         _N266            
 CLMA_249_241/RSCO                 td                    0.049       5.785 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[45][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.785         _N265            
 CLMA_249_247/RSCO                 td                    0.049       5.834 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[42][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.834         _N264            
 CLMA_249_253/RSCO                 td                    0.049       5.883 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.883         _N263            
 CLMA_249_259/RSCO                 td                    0.049       5.932 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[33][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.932         _N262            
 CLMA_249_265/RSCO                 td                    0.049       5.981 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[34][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.981         _N261            
 CLMA_249_271/RSCO                 td                    0.049       6.030 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[17][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.030         _N260            
 CLMA_249_277/RSCO                 td                    0.049       6.079 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[16][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.079         _N259            
 CLMA_249_283/RSCO                 td                    0.049       6.128 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[20][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.128         _N258            
 CLMA_249_289/RSCO                 td                    0.049       6.177 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[23][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.177         _N257            
 CLMA_249_295/RSCO                 td                    0.049       6.226 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[12][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.226         _N256            
 CLMA_249_301/RSCO                 td                    0.049       6.275 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[11][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.275         _N255            
 CLMA_249_307/RSCO                 td                    0.049       6.324 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[9][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.324         _N254            
 CLMA_249_313/RSCO                 td                    0.049       6.373 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.373         _N253            
 CLMA_249_319/RSCO                 td                    0.049       6.422 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.422         _N252            
 CLMA_249_325/RSCO                 td                    0.049       6.471 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[5][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.471         _N251            
 CLMA_249_331/RSCO                 td                    0.049       6.520 r       u_Top_Project/u_algorithm_up/RGB_hor_up_max[15][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.520         _N250            
 CLMA_249_337/RSCO                 td                    0.049       6.569 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[14][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.569         _N249            
 CLMA_249_343/RSCO                 td                    0.049       6.618 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.618         _N248            
 CLMA_249_349/RSCO                 td                    0.049       6.667 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[8][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.667         _N247            
 CLMA_249_355/RSCO                 td                    0.049       6.716 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[13][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.716         _N246            
 CLMA_249_361/RSCO                 td                    0.049       6.765 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[2][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       6.765         _N245            
 CLMA_249_367/RSCO                 td                    0.049       6.814 r       u_Top_Project/u_algorithm_up/RGB_hor_up_min[4][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.814         _N244            
 CLMA_249_373/RSCO                 td                    0.049       6.863 r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[30][0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.863         _N243            
 CLMA_249_379/RSCO                 td                    0.049       6.912 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       6.912         _N242            
 CLMA_249_385/RSCO                 td                    0.049       6.961 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       6.961         _N241            
 CLMA_249_391/RSCO                 td                    0.049       7.010 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       7.010         _N240            
 CLMA_249_397/RSCI                                                         r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   7.010         Logic Levels: 27 
                                                                                   Logic: 1.451ns(34.270%), Route: 2.783ns(65.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.251       7.012         _N6222           
 CLMA_249_397/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.110       7.122                          
 clock uncertainty                                      -0.050       7.072                          

 Recovery time                                          -0.116       6.956                          

 Data required time                                                  6.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.956                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.054                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.360
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.298       2.335         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.103       2.438 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.387       3.825         sys_rst_n        
 CLMA_201_402/RS                                                           r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.825         Logic Levels: 0  
                                                                                   Logic: 0.103ns(6.913%), Route: 1.387ns(93.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_467/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1782/CLKOUT
                                   net (fanout=3)        0.295       2.360         _N6223           
 CLMA_201_402/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.250                          
 clock uncertainty                                       0.050       2.300                          

 Removal time                                           -0.076       2.224                          

 Data required time                                                  2.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.224                          
 Data arrival time                                                   3.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.601                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[10]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.357
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.298       2.335         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.103       2.438 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.449       3.887         sys_rst_n        
 CLMA_201_414/RSCO                 td                    0.056       3.943 f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[43][22]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.943         _N352            
 CLMA_201_420/RSCI                                                         f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[10]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.943         Logic Levels: 1  
                                                                                   Logic: 0.159ns(9.888%), Route: 1.449ns(90.112%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_467/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1782/CLKOUT
                                   net (fanout=3)        0.292       2.357         _N6223           
 CLMA_201_420/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[10]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.247                          
 clock uncertainty                                       0.050       2.297                          

 Removal time                                           -0.038       2.259                          

 Data required time                                                  2.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.259                          
 Data arrival time                                                   3.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.684                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.361
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.298       2.335         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.103       2.438 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.474       3.912         sys_rst_n        
 CLMA_243_408/RS                                                           r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.912         Logic Levels: 0  
                                                                                   Logic: 0.103ns(6.531%), Route: 1.474ns(93.469%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.296       2.361         _N6222           
 CLMA_243_408/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.251                          
 clock uncertainty                                       0.050       2.301                          

 Removal time                                           -0.076       2.225                          

 Data required time                                                  2.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.225                          
 Data arrival time                                                   3.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.687                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.011
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.298       2.363         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.140       2.503 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.500       3.003         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_243_396/RS                                                           r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.003         Logic Levels: 0  
                                                                                   Logic: 0.140ns(21.875%), Route: 0.500ns(78.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.250       7.011         _N6222           
 CLMA_243_396/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304       7.315                          
 clock uncertainty                                      -0.050       7.265                          

 Recovery time                                          -0.116       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                   3.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.011
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.298       2.363         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.140       2.503 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.500       3.003         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_243_396/RS                                                           r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.003         Logic Levels: 0  
                                                                                   Logic: 0.140ns(21.875%), Route: 0.500ns(78.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.250       7.011         _N6222           
 CLMA_243_396/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.304       7.315                          
 clock uncertainty                                      -0.050       7.265                          

 Recovery time                                          -0.116       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                   3.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.017
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.299       2.364         _N6222           
 CLMA_285_468/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_285_468/CR3                  tco                   0.139       2.503 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=14)       0.502       3.005         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_303_481/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.005         Logic Levels: 0  
                                                                                   Logic: 0.139ns(21.685%), Route: 0.502ns(78.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.256       7.017         _N6222           
 CLMA_303_481/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.304       7.321                          
 clock uncertainty                                      -0.050       7.271                          

 Recovery time                                          -0.116       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                   3.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.360
  Launch Clock Delay      :  2.011
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.250       2.011         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.123       2.134 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.190       2.324         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_421/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.324         Logic Levels: 0  
                                                                                   Logic: 0.123ns(39.297%), Route: 0.190ns(60.703%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.295       2.360         _N6222           
 CLMA_249_421/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.304       2.056                          
 clock uncertainty                                       0.000       2.056                          

 Removal time                                           -0.038       2.018                          

 Data required time                                                  2.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.018                          
 Data arrival time                                                   2.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.011
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.250       2.011         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.123       2.134 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.238       2.372         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_408/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.372         Logic Levels: 0  
                                                                                   Logic: 0.123ns(34.072%), Route: 0.238ns(65.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.297       2.362         _N6222           
 CLMA_249_408/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       2.058                          
 clock uncertainty                                       0.000       2.058                          

 Removal time                                           -0.038       2.020                          

 Data required time                                                  2.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.020                          
 Data arrival time                                                   2.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.011
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.250       2.011         _N6222           
 CLMA_261_414/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_414/CR0                  tco                   0.123       2.134 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=17)       0.238       2.372         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_408/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.372         Logic Levels: 0  
                                                                                   Logic: 0.123ns(34.072%), Route: 0.238ns(65.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.297       2.362         _N6222           
 CLMA_249_408/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.304       2.058                          
 clock uncertainty                                       0.000       2.058                          

 Removal time                                           -0.038       2.020                          

 Data required time                                                  2.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.020                          
 Data arrival time                                                   2.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.317
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.125       2.901 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.254       4.155         sys_rst_n        
 CLMS_33_757/RSCO                  td                    0.052       4.207 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[22][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.207         _N51             
 CLMS_33_769/RSCO                  td                    0.049       4.256 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[28][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.256         _N50             
 CLMS_33_775/RSCO                  td                    0.049       4.305 r       vin_data_d2[10]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.305         _N49             
 CLMS_33_781/RSCO                  td                    0.049       4.354 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.354         _N48             
 CLMS_33_787/RSCO                  td                    0.049       4.403 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[25][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.403         _N47             
 CLMS_33_793/RSCO                  td                    0.049       4.452 r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.452         _N46             
 CLMS_33_799/RSCO                  td                    0.049       4.501 r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       4.501         _N45             
 CLMS_33_805/RSCO                  td                    0.049       4.550 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       4.550         _N44             
 CLMS_33_811/RSCO                  td                    0.049       4.599 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.599         _N43             
 CLMS_33_817/RSCO                  td                    0.049       4.648 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.648         _N42             
 CLMS_33_823/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   4.648         Logic Levels: 10 
                                                                                   Logic: 0.618ns(33.013%), Route: 1.254ns(66.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.280      22.317         _N6224           
 CLMS_33_823/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.392      22.709                          
 clock uncertainty                                      -0.150      22.559                          

 Recovery time                                          -0.116      22.443                          

 Data required time                                                 22.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.443                          
 Data arrival time                                                   4.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.795                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.317
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.125       2.901 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.254       4.155         sys_rst_n        
 CLMS_33_757/RSCO                  td                    0.052       4.207 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[22][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.207         _N51             
 CLMS_33_769/RSCO                  td                    0.049       4.256 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[28][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.256         _N50             
 CLMS_33_775/RSCO                  td                    0.049       4.305 r       vin_data_d2[10]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.305         _N49             
 CLMS_33_781/RSCO                  td                    0.049       4.354 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.354         _N48             
 CLMS_33_787/RSCO                  td                    0.049       4.403 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[25][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.403         _N47             
 CLMS_33_793/RSCO                  td                    0.049       4.452 r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.452         _N46             
 CLMS_33_799/RSCO                  td                    0.049       4.501 r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       4.501         _N45             
 CLMS_33_805/RSCO                  td                    0.049       4.550 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       4.550         _N44             
 CLMS_33_811/RSCO                  td                    0.049       4.599 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.599         _N43             
 CLMS_33_817/RSCO                  td                    0.049       4.648 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.648         _N42             
 CLMS_33_823/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.648         Logic Levels: 10 
                                                                                   Logic: 0.618ns(33.013%), Route: 1.254ns(66.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.280      22.317         _N6224           
 CLMS_33_823/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.392      22.709                          
 clock uncertainty                                      -0.150      22.559                          

 Recovery time                                          -0.116      22.443                          

 Data required time                                                 22.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.443                          
 Data arrival time                                                   4.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.795                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.316
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.347       2.776         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.125       2.901 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     1.254       4.155         sys_rst_n        
 CLMS_33_757/RSCO                  td                    0.052       4.207 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[22][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.207         _N51             
 CLMS_33_769/RSCO                  td                    0.049       4.256 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[28][15]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.256         _N50             
 CLMS_33_775/RSCO                  td                    0.049       4.305 r       vin_data_d2[10]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.305         _N49             
 CLMS_33_781/RSCO                  td                    0.049       4.354 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.354         _N48             
 CLMS_33_787/RSCO                  td                    0.049       4.403 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[25][16]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.403         _N47             
 CLMS_33_793/RSCO                  td                    0.049       4.452 r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.452         _N46             
 CLMS_33_799/RSCO                  td                    0.049       4.501 r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       4.501         _N45             
 CLMS_33_805/RSCO                  td                    0.049       4.550 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       4.550         _N44             
 CLMS_33_811/RSCO                  td                    0.049       4.599 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.599         _N43             
 CLMS_33_817/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   4.599         Logic Levels: 9  
                                                                                   Logic: 0.569ns(31.212%), Route: 1.254ns(68.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.279      22.316         _N6224           
 CLMS_33_817/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.392      22.708                          
 clock uncertainty                                      -0.150      22.558                          

 Recovery time                                          -0.116      22.442                          

 Data required time                                                 22.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.442                          
 Data arrival time                                                   4.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.843                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.298       2.335         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.109       2.444 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     0.541       2.985         sys_rst_n        
 CLMA_21_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS

 Data arrival time                                                   2.985         Logic Levels: 0  
                                                                                   Logic: 0.109ns(16.769%), Route: 0.541ns(83.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.323       2.752         _N6224           
 CLMA_21_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.425       2.327                          
 clock uncertainty                                       0.000       2.327                          

 Removal time                                           -0.038       2.289                          

 Data required time                                                  2.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.289                          
 Data arrival time                                                   2.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.298       2.335         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.109       2.444 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     0.541       2.985         sys_rst_n        
 CLMA_21_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.985         Logic Levels: 0  
                                                                                   Logic: 0.109ns(16.769%), Route: 0.541ns(83.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.323       2.752         _N6224           
 CLMA_21_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.425       2.327                          
 clock uncertainty                                       0.000       2.327                          

 Removal time                                           -0.038       2.289                          

 Data required time                                                  2.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.289                          
 Data arrival time                                                   2.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.298       2.335         _N6224           
 CLMA_21_913/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_913/Q1                    tco                   0.109       2.444 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2643)     0.541       2.985         sys_rst_n        
 CLMA_21_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.985         Logic Levels: 0  
                                                                                   Logic: 0.109ns(16.769%), Route: 0.541ns(83.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_517/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_1783/CLKOUT
                                   net (fanout=129)      0.323       2.752         _N6224           
 CLMA_21_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.425       2.327                          
 clock uncertainty                                       0.000       2.327                          

 Removal time                                           -0.038       2.289                          

 Data required time                                                  2.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.289                          
 Data arrival time                                                   2.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.008
  Launch Clock Delay      :  2.386
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     501.828         ntclkbufg_4      
 HCKB_213_162/CLKOUT               td                    0.233     502.061 f       HCKBROUTE_1791/CLKOUT
                                   net (fanout=1677)     0.325     502.386         _N6227           
 CLMS_135_289/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_135_289/Q0                   tco                   0.125     502.511 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=101)      2.455     504.966         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_159_768/RSCO                 td                    0.052     505.018 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.018         _N2973           
 CLMA_159_774/RSCO                 td                    0.049     505.067 r       u_Top_Project/u_algorithm_down/GetMax_u/valid_max_RGB/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.067         _N2972           
 CLMA_159_780/RSCO                 td                    0.049     505.116 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.116         _N2971           
 CLMA_159_786/RSCO                 td                    0.049     505.165 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.165         _N2970           
 CLMA_159_792/RSCI                                                         r       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 505.165         Logic Levels: 4  
                                                                                   Logic: 0.324ns(11.659%), Route: 2.455ns(88.341%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440    1500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328    1501.559         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.195    1501.754 f       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.254    1502.008         _N6226           
 CLMA_159_792/CLK                                                          f       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.202    1502.210                          
 clock uncertainty                                      -0.050    1502.160                          

 Recovery time                                          -0.101    1502.059                          

 Data required time                                               1502.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.059                          
 Data arrival time                                                 505.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.008
  Launch Clock Delay      :  2.386
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     501.828         ntclkbufg_4      
 HCKB_213_162/CLKOUT               td                    0.233     502.061 f       HCKBROUTE_1791/CLKOUT
                                   net (fanout=1677)     0.325     502.386         _N6227           
 CLMS_135_289/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_135_289/Q0                   tco                   0.125     502.511 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=101)      2.455     504.966         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_159_768/RSCO                 td                    0.052     505.018 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.018         _N2973           
 CLMA_159_774/RSCO                 td                    0.049     505.067 r       u_Top_Project/u_algorithm_down/GetMax_u/valid_max_RGB/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.067         _N2972           
 CLMA_159_780/RSCO                 td                    0.049     505.116 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.116         _N2971           
 CLMA_159_786/RSCO                 td                    0.049     505.165 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.165         _N2970           
 CLMA_159_792/RSCI                                                         r       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 505.165         Logic Levels: 4  
                                                                                   Logic: 0.324ns(11.659%), Route: 2.455ns(88.341%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440    1500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328    1501.559         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.195    1501.754 f       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.254    1502.008         _N6226           
 CLMA_159_792/CLK                                                          f       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.202    1502.210                          
 clock uncertainty                                      -0.050    1502.160                          

 Recovery time                                          -0.101    1502.059                          

 Data required time                                               1502.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.059                          
 Data arrival time                                                 505.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.008
  Launch Clock Delay      :  2.386
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     501.828         ntclkbufg_4      
 HCKB_213_162/CLKOUT               td                    0.233     502.061 f       HCKBROUTE_1791/CLKOUT
                                   net (fanout=1677)     0.325     502.386         _N6227           
 CLMS_135_289/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_135_289/Q0                   tco                   0.125     502.511 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=101)      2.455     504.966         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_159_768/RSCO                 td                    0.052     505.018 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.018         _N2973           
 CLMA_159_774/RSCO                 td                    0.049     505.067 r       u_Top_Project/u_algorithm_down/GetMax_u/valid_max_RGB/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.067         _N2972           
 CLMA_159_780/RSCO                 td                    0.049     505.116 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.116         _N2971           
 CLMA_159_786/RSCO                 td                    0.049     505.165 r       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.165         _N2970           
 CLMA_159_792/RSCI                                                         r       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 505.165         Logic Levels: 4  
                                                                                   Logic: 0.324ns(11.659%), Route: 2.455ns(88.341%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440    1500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328    1501.559         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.195    1501.754 f       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.254    1502.008         _N6226           
 CLMA_159_792/CLK                                                          f       u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.202    1502.210                          
 clock uncertainty                                      -0.050    1502.160                          

 Recovery time                                          -0.101    1502.059                          

 Data required time                                               1502.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.059                          
 Data arrival time                                                 505.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.341
  Launch Clock Delay      :  1.997
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.243     501.997         _N6229           
 CLMA_225_468/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_225_468/Q0                   tco                   0.109     502.106 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=107)      0.161     502.267         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_219_475/RS                                                           f       u_Top_Project/u_algorithm_left/GetMax_u/count[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                 502.267         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.290     502.341         _N6229           
 CLMA_219_475/CLK                                                          f       u_Top_Project/u_algorithm_left/GetMax_u/count[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.297     502.044                          
 clock uncertainty                                       0.000     502.044                          

 Removal time                                           -0.038     502.006                          

 Data required time                                                502.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.006                          
 Data arrival time                                                 502.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.341
  Launch Clock Delay      :  1.997
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.243     501.997         _N6229           
 CLMA_225_468/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_225_468/Q0                   tco                   0.109     502.106 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=107)      0.161     502.267         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_219_474/RS                                                           f       u_Top_Project/u_algorithm_left/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.267         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.290     502.341         _N6229           
 CLMA_219_474/CLK                                                          f       u_Top_Project/u_algorithm_left/GetMax_u/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.044                          
 clock uncertainty                                       0.000     502.044                          

 Removal time                                           -0.038     502.006                          

 Data required time                                                502.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.006                          
 Data arrival time                                                 502.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/GetMax_u/count[3]/opit_0_inv_L5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.341
  Launch Clock Delay      :  1.997
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.243     501.997         _N6229           
 CLMA_225_468/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_225_468/Q0                   tco                   0.109     502.106 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=107)      0.161     502.267         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_219_475/RS                                                           f       u_Top_Project/u_algorithm_left/GetMax_u/count[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 502.267         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_1786/CLKOUT
                                   net (fanout=2859)     0.290     502.341         _N6229           
 CLMA_219_475/CLK                                                          f       u_Top_Project/u_algorithm_left/GetMax_u/count[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297     502.044                          
 clock uncertainty                                       0.000     502.044                          

 Removal time                                           -0.038     502.006                          

 Data required time                                                502.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.006                          
 Data arrival time                                                 502.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.303       2.368         _N6222           
 CLMA_303_469/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_303_469/Q0                   tco                   0.125       2.493 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.439       2.932         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_285_450/Y2                   td                    0.125       3.057 r       u_Top_Project/u_RGB_control_Top_A/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.496       4.553         nt_ws            
 IOLHR_16_282/DO_P                 td                    0.488       5.041 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       5.041         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    1.954       6.995 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119       7.114         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                   7.114         Logic Levels: 3  
                                                                                   Logic: 2.692ns(56.721%), Route: 2.054ns(43.279%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_1781/CLKOUT
                                   net (fanout=217)      0.295       2.360         _N6222           
 CLMA_243_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_243_414/Q2                   tco                   0.125       2.485 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.310       2.795         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_261_426/Y3                   td                    0.123       2.918 r       u_Top_Project/u_RGB_control_Top_B/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.488       4.406         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    0.488       4.894 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.894         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    1.954       6.848 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116       6.964         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                   6.964         Logic Levels: 3  
                                                                                   Logic: 2.690ns(58.427%), Route: 1.914ns(41.573%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[20]/opit_0_inv/CLK
Endpoint    : vout_data[20] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_1785/CLKOUT
                                   net (fanout=2276)     0.318       2.375         _N6226           
 CLMS_51_781/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK

 CLMS_51_781/Q1                    tco                   0.125       2.500 f       vin_data_d2[20]/opit_0_inv/Q
                                   net (fanout=27)       2.180       4.680         nt_vout_data[20] 
 IOLHR_16_366/DO_P                 td                    0.488       5.168 f       vout_data_obuf[20]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.168         vout_data_obuf[20]/ntO
 IOBD_0_366/PAD                    td                    1.546       6.714 f       vout_data_obuf[20]/opit_0/O
                                   net (fanout=1)        0.126       6.840         vout_data[20]    
 N26                                                                       f       vout_data[20] (port)

 Data arrival time                                                   6.840         Logic Levels: 2  
                                                                                   Logic: 2.159ns(48.354%), Route: 2.306ns(51.646%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs (port)
Endpoint    : vin_hs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G22                                                     0.000       0.000 f       vin_hs (port)    
                                   net (fanout=1)        0.142       0.142         vin_hs           
 IOBD_0_732/DIN                    td                    0.440       0.582 f       vin_hs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.582         vin_hs_ibuf/ntD  
 IOLHR_16_732/DI_TO_CLK            td                    0.073       0.655 f       vin_hs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.165       0.820         nt_vin_hs        
 CLMA_21_732/M0                                                            f       vin_hs_d0/opit_0_inv/D

 Data arrival time                                                   0.820         Logic Levels: 2  
                                                                                   Logic: 0.513ns(62.561%), Route: 0.307ns(37.439%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[4] (port)
Endpoint    : vin_data_d0[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H22                                                     0.000       0.000 f       vin_data[4] (port)
                                   net (fanout=1)        0.123       0.123         vin_data[4]      
 IOBS_0_750/DIN                    td                    0.440       0.563 f       vin_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.563         vin_data_ibuf[4]/ntD
 IOLHR_16_750/DI_TO_CLK            td                    0.073       0.636 f       vin_data_ibuf[4]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.216       0.852         nt_vin_data[4]   
 CLMS_27_751/M1                                                            f       vin_data_d0[4]/opit_0_inv/D

 Data arrival time                                                   0.852         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.211%), Route: 0.339ns(39.789%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[1] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G24                                                     0.000       0.000 f       vin_data[1] (port)
                                   net (fanout=1)        0.142       0.142         vin_data[1]      
 IOBD_0_684/DIN                    td                    0.440       0.582 f       vin_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.582         vin_data_ibuf[1]/ntD
 IOLHR_16_684/DI_TO_CLK            td                    0.073       0.655 f       vin_data_ibuf[1]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.216       0.871         nt_vin_data[1]   
 CLMA_27_690/M0                                                            f       u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/D

 Data arrival time                                                   0.871         Logic Levels: 2  
                                                                                   Logic: 0.513ns(58.898%), Route: 0.358ns(41.102%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 39.000 sec
Action report_timing: CPU time elapsed is 37.516 sec
Current time: Tue Nov  8 15:34:14 2022
Action report_timing: Peak memory pool usage is 1,585,057,792 bytes
Report timing is finished successfully.
