// Seed: 883402180
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    if (id_1) begin
      id_3 <= 1;
      id_3 <= id_3;
    end else begin
      id_3 <= id_1;
    end
  end
  id_4(
      .id_0(id_1), .id_1(id_2), .id_2(id_1 ^ 1 ^ id_3 ^ id_1), .id_3(id_1)
  ); id_5(
      .id_0(1'h0 == id_3), .id_1(1 - 1), .id_2(id_6)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  always
    while (1 == 1) begin
      id_4 <= 1;
    end
  module_0(
      id_4, id_6, id_4
  );
endmodule
