var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR","ref":false,"current":[],"files":[{"name":"iSection.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\iSection.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: iSection\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/iSection\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule iSection\n          (clk,\n           reset,\n           enb,\n           dataInreg,\n           validInreg,\n           internalReset,\n           integOut_re,\n           integOut_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dataInreg;  // sfix16_En14\n  input   validInreg;\n  input   internalReset;\n  output  signed [22:0] integOut_re;  // sfix23\n  output  signed [22:0] integOut_im;  // sfix23\n\n\n  wire signed [34:0] iIn_re1;  // sfix35_En12\n  wire signed [34:0] iOut_re1;  // sfix35_En12\n  wire signed [35:0] adder_add_cast;  // sfix36_En12\n  wire signed [35:0] adder_add_cast_1;  // sfix36_En12\n  wire signed [35:0] addOut_re1;  // sfix36_En12\n  reg signed [35:0] iOutreg_re1;  // sfix36_En12\n  wire signed [27:0] iIn_re2;  // sfix28_En5\n  wire signed [27:0] iOut_re2;  // sfix28_En5\n  wire signed [28:0] adder_add_cast_2;  // sfix29_En5\n  wire signed [28:0] adder_add_cast_3;  // sfix29_En5\n  wire signed [28:0] addOut_re2;  // sfix29_En5\n  reg signed [28:0] iOutreg_re2;  // sfix29_En5\n  wire signed [22:0] iIn_re3;  // sfix23\n  wire signed [22:0] iOut_re3;  // sfix23\n  wire signed [23:0] adder_3;  // sfix24\n  wire signed [23:0] adder_4;  // sfix24\n  wire signed [23:0] addOut_re3;  // sfix24\n  reg signed [23:0] iOutreg_re3;  // sfix24\n  wire signed [15:0] dtc_im;  // sfix16_En14\n  wire signed [34:0] iIn_im1;  // sfix35_En12\n  wire signed [34:0] iOut_im1;  // sfix35_En12\n  wire signed [35:0] adder_add_cast_4;  // sfix36_En12\n  wire signed [35:0] adder_add_cast_5;  // sfix36_En12\n  wire signed [35:0] addOut_im1;  // sfix36_En12\n  reg signed [35:0] iOutreg_im1;  // sfix36_En12\n  wire signed [27:0] iIn_im2;  // sfix28_En5\n  wire signed [27:0] iOut_im2;  // sfix28_En5\n  wire signed [28:0] adder_add_cast_6;  // sfix29_En5\n  wire signed [28:0] adder_add_cast_7;  // sfix29_En5\n  wire signed [28:0] addOut_im2;  // sfix29_En5\n  reg signed [28:0] iOutreg_im2;  // sfix29_En5\n  wire signed [22:0] iIn_im3;  // sfix23\n  wire signed [22:0] iOut_im3;  // sfix23\n  wire signed [23:0] adder_8;  // sfix24\n  wire signed [23:0] adder_9;  // sfix24\n  wire signed [23:0] addOut_im3;  // sfix24\n  reg signed [23:0] iOutreg_im3;  // sfix24\n\n\n  assign iIn_re1 = {{21{dataInreg[15]}}, dataInreg[15:2]};\n\n  assign adder_add_cast = {iIn_re1[34], iIn_re1};\n  assign adder_add_cast_1 = {iOut_re1[34], iOut_re1};\n  assign addOut_re1 = adder_add_cast + adder_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        iOutreg_re1 <= 36'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            iOutreg_re1 <= 36'sh000000000;\n          end\n          else begin\n            if (validInreg) begin\n              iOutreg_re1 <= addOut_re1;\n            end\n          end\n        end\n      end\n    end\n\n  assign iOut_re1 = iOutreg_re1[34:0];\n\n  assign iIn_re2 = iOut_re1[34:7];\n\n  assign adder_add_cast_2 = {iIn_re2[27], iIn_re2};\n  assign adder_add_cast_3 = {iOut_re2[27], iOut_re2};\n  assign addOut_re2 = adder_add_cast_2 + adder_add_cast_3;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        iOutreg_re2 <= 29'sb00000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            iOutreg_re2 <= 29'sb00000000000000000000000000000;\n          end\n          else begin\n            if (validInreg) begin\n              iOutreg_re2 <= addOut_re2;\n            end\n          end\n        end\n      end\n    end\n\n  assign iOut_re2 = iOutreg_re2[27:0];\n\n  assign iIn_re3 = iOut_re2[27:5];\n\n  assign adder_3 = {iIn_re3[22], iIn_re3};\n  assign adder_4 = {iOut_re3[22], iOut_re3};\n  assign addOut_re3 = adder_3 + adder_4;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        iOutreg_re3 <= 24'sb000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            iOutreg_re3 <= 24'sb000000000000000000000000;\n          end\n          else begin\n            if (validInreg) begin\n              iOutreg_re3 <= addOut_re3;\n            end\n          end\n        end\n      end\n    end\n\n  assign iOut_re3 = iOutreg_re3[22:0];\n\n  assign integOut_re = iOut_re3;\n\n  assign dtc_im = 16'sb0000000000000000;\n\n  assign iIn_im1 = {{21{dtc_im[15]}}, dtc_im[15:2]};\n\n  assign adder_add_cast_4 = {iIn_im1[34], iIn_im1};\n  assign adder_add_cast_5 = {iOut_im1[34], iOut_im1};\n  assign addOut_im1 = adder_add_cast_4 + adder_add_cast_5;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        iOutreg_im1 <= 36'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            iOutreg_im1 <= 36'sh000000000;\n          end\n          else begin\n            if (validInreg) begin\n              iOutreg_im1 <= addOut_im1;\n            end\n          end\n        end\n      end\n    end\n\n  assign iOut_im1 = iOutreg_im1[34:0];\n\n  assign iIn_im2 = iOut_im1[34:7];\n\n  assign adder_add_cast_6 = {iIn_im2[27], iIn_im2};\n  assign adder_add_cast_7 = {iOut_im2[27], iOut_im2};\n  assign addOut_im2 = adder_add_cast_6 + adder_add_cast_7;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_4_process\n      if (reset == 1'b1) begin\n        iOutreg_im2 <= 29'sb00000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            iOutreg_im2 <= 29'sb00000000000000000000000000000;\n          end\n          else begin\n            if (validInreg) begin\n              iOutreg_im2 <= addOut_im2;\n            end\n          end\n        end\n      end\n    end\n\n  assign iOut_im2 = iOutreg_im2[27:0];\n\n  assign iIn_im3 = iOut_im2[27:5];\n\n  assign adder_8 = {iIn_im3[22], iIn_im3};\n  assign adder_9 = {iOut_im3[22], iOut_im3};\n  assign addOut_im3 = adder_8 + adder_9;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_5_process\n      if (reset == 1'b1) begin\n        iOutreg_im3 <= 24'sb000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            iOutreg_im3 <= 24'sb000000000000000000000000;\n          end\n          else begin\n            if (validInreg) begin\n              iOutreg_im3 <= addOut_im3;\n            end\n          end\n        end\n      end\n    end\n\n  assign iOut_im3 = iOutreg_im3[22:0];\n\n  assign integOut_im = iOut_im3;\n\nendmodule  // iSection\n\n"},{"name":"dsSection.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\dsSection.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: dsSection\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/dsSection\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule dsSection\n          (clk,\n           reset,\n           enb,\n           integOut_re,\n           integOut_im,\n           validInreg,\n           downsampleVal,\n           i_rstout,\n           dsOut_re,\n           dsOut_im,\n           ds_vout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [22:0] integOut_re;  // sfix23\n  input   signed [22:0] integOut_im;  // sfix23\n  input   validInreg;\n  input   [11:0] downsampleVal;  // ufix12\n  input   i_rstout;\n  output  signed [22:0] dsOut_re;  // sfix23\n  output  signed [22:0] dsOut_im;  // sfix23\n  output  ds_vout;\n\n\n  reg [8:0] downSampler_count;  // ufix9\n  reg signed [22:0] downSampler_dataOutReg_re;  // sfix23\n  reg signed [22:0] downSampler_dataOutReg_im;  // sfix23\n  reg  downSampler_validOutReg;\n  wire [8:0] downSampler_count_next;  // ufix9\n  wire signed [22:0] downSampler_dataOutReg_re_next;  // sfix23\n  wire signed [22:0] downSampler_dataOutReg_im_next;  // sfix23\n  wire downSampler_validOutReg_next;\n  wire [11:0] downSampler_1;  // ufix12\n\n\n  always @(posedge clk or posedge reset)\n    begin : downSampler_process\n      if (reset == 1'b1) begin\n        downSampler_count <= 9'b000000000;\n        downSampler_dataOutReg_re <= 23'sb00000000000000000000000;\n        downSampler_dataOutReg_im <= 23'sb00000000000000000000000;\n        downSampler_validOutReg <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          downSampler_count <= downSampler_count_next;\n          downSampler_dataOutReg_re <= downSampler_dataOutReg_re_next;\n          downSampler_dataOutReg_im <= downSampler_dataOutReg_im_next;\n          downSampler_validOutReg <= downSampler_validOutReg_next;\n        end\n      end\n    end\n\n  assign downSampler_dataOutReg_re_next = (i_rstout != 1'b0 ? 23'sb00000000000000000000000 :\n              ((validInreg != 1'b0) && (downSampler_count == 9'b000000000) ? integOut_re :\n              downSampler_dataOutReg_re));\n  assign downSampler_dataOutReg_im_next = (i_rstout != 1'b0 ? 23'sb00000000000000000000000 :\n              ((validInreg != 1'b0) && (downSampler_count == 9'b000000000) ? integOut_im :\n              downSampler_dataOutReg_im));\n  assign downSampler_validOutReg_next = (i_rstout != 1'b0 ? 1'b0 :\n              ((validInreg != 1'b0) && (downSampler_count == 9'b000000000) ? 1'b1 :\n              1'b0));\n  assign downSampler_1 = {3'b0, downSampler_count};\n  assign downSampler_count_next = (i_rstout != 1'b0 ? 9'b000000000 :\n              (validInreg != 1'b0 ? (downSampler_1 < 12'b000001111111 ? downSampler_count + 9'b000000001 :\n              9'b000000000) :\n              downSampler_count));\n  assign dsOut_re = downSampler_dataOutReg_re;\n  assign dsOut_im = downSampler_dataOutReg_im;\n  assign ds_vout = downSampler_validOutReg;\n\nendmodule  // dsSection\n\n"},{"name":"cSection.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\cSection.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: cSection\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/cSection\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule cSection\n          (clk,\n           reset,\n           enb,\n           dsOut_re,\n           dsOut_im,\n           ds_vout,\n           internalReset,\n           combOut_re,\n           combOut_im,\n           c_vout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [22:0] dsOut_re;  // sfix23\n  input   signed [22:0] dsOut_im;  // sfix23\n  input   ds_vout;\n  input   internalReset;\n  output  signed [17:0] combOut_re;  // sfix18_E5\n  output  signed [17:0] combOut_im;  // sfix18_E5\n  output  c_vout;\n\n\n  reg  cBuff_vout1;\n  reg  cBuff_vout2;\n  reg  cBuff_vout3;\n  wire signed [17:0] invalidOut_re_1;  // sfix18_E5\n  wire signed [19:0] cIn_re1;  // sfix20_E3\n  reg signed [19:0] cDelay_re1;  // sfix20_E3\n  wire signed [20:0] subtractor_sub_cast;  // sfix21_E3\n  wire signed [20:0] subtractor_sub_cast_1;  // sfix21_E3\n  wire signed [20:0] subOut_re1;  // sfix21_E3\n  wire signed [19:0] cOut_re1;  // sfix20_E3\n  reg signed [19:0] cBuff_re1;  // sfix20_E3\n  wire signed [18:0] cIn_re2;  // sfix19_E4\n  reg signed [18:0] cDelay_re2;  // sfix19_E4\n  wire signed [19:0] subtractor_sub_cast_2;  // sfix20_E4\n  wire signed [19:0] subtractor_sub_cast_3;  // sfix20_E4\n  wire signed [19:0] subOut_re2;  // sfix20_E4\n  wire signed [18:0] cOut_re2;  // sfix19_E4\n  reg signed [18:0] cBuff_re2;  // sfix19_E4\n  wire signed [17:0] cIn_re3;  // sfix18_E5\n  reg signed [17:0] cDelay_re3;  // sfix18_E5\n  wire signed [18:0] subtractor_sub_cast_4;  // sfix19_E5\n  wire signed [18:0] subtractor_sub_cast_5;  // sfix19_E5\n  wire signed [18:0] subOut_re3;  // sfix19_E5\n  wire signed [17:0] cOut_re3;  // sfix18_E5\n  reg signed [17:0] cBuff_re3;  // sfix18_E5\n  wire signed [17:0] combOutreg_re;  // sfix18_E5\n  reg signed [17:0] combOut_re_1;  // sfix18_E5\n  wire signed [17:0] invalidOut_im_1;  // sfix18_E5\n  wire signed [19:0] cIn_im1;  // sfix20_E3\n  reg signed [19:0] cDelay_im1;  // sfix20_E3\n  wire signed [20:0] subtractor_sub_cast_6;  // sfix21_E3\n  wire signed [20:0] subtractor_sub_cast_7;  // sfix21_E3\n  wire signed [20:0] subOut_im1;  // sfix21_E3\n  wire signed [19:0] cOut_im1;  // sfix20_E3\n  reg signed [19:0] cBuff_im1;  // sfix20_E3\n  wire signed [18:0] cIn_im2;  // sfix19_E4\n  reg signed [18:0] cDelay_im2;  // sfix19_E4\n  wire signed [19:0] subtractor_sub_cast_8;  // sfix20_E4\n  wire signed [19:0] subtractor_sub_cast_9;  // sfix20_E4\n  wire signed [19:0] subOut_im2;  // sfix20_E4\n  wire signed [18:0] cOut_im2;  // sfix19_E4\n  reg signed [18:0] cBuff_im2;  // sfix19_E4\n  wire signed [17:0] cIn_im3;  // sfix18_E5\n  reg signed [17:0] cDelay_im3;  // sfix18_E5\n  wire signed [18:0] subtractor_sub_cast_10;  // sfix19_E5\n  wire signed [18:0] subtractor_sub_cast_11;  // sfix19_E5\n  wire signed [18:0] subOut_im3;  // sfix19_E5\n  wire signed [17:0] cOut_im3;  // sfix18_E5\n  reg signed [17:0] cBuff_im3;  // sfix18_E5\n  wire signed [17:0] combOutreg_im;  // sfix18_E5\n  reg signed [17:0] combOut_im_1;  // sfix18_E5\n  reg  c_vout_1;\n\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        cBuff_vout1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_vout1 <= 1'b0;\n          end\n          else begin\n            cBuff_vout1 <= ds_vout;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        cBuff_vout2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_vout2 <= 1'b0;\n          end\n          else begin\n            cBuff_vout2 <= cBuff_vout1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        cBuff_vout3 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_vout3 <= 1'b0;\n          end\n          else begin\n            cBuff_vout3 <= cBuff_vout2;\n          end\n        end\n      end\n    end\n\n  assign invalidOut_re_1 = 18'sb000000000000000000;\n\n  assign cIn_re1 = dsOut_re[22:3];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        cDelay_re1 <= 20'sb00000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cDelay_re1 <= 20'sb00000000000000000000;\n          end\n          else begin\n            if (ds_vout) begin\n              cDelay_re1 <= cIn_re1;\n            end\n          end\n        end\n      end\n    end\n\n  assign subtractor_sub_cast = {cIn_re1[19], cIn_re1};\n  assign subtractor_sub_cast_1 = {cDelay_re1[19], cDelay_re1};\n  assign subOut_re1 = subtractor_sub_cast - subtractor_sub_cast_1;\n\n  assign cOut_re1 = subOut_re1[19:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_4_process\n      if (reset == 1'b1) begin\n        cBuff_re1 <= 20'sb00000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_re1 <= 20'sb00000000000000000000;\n          end\n          else begin\n            cBuff_re1 <= cOut_re1;\n          end\n        end\n      end\n    end\n\n  assign cIn_re2 = cBuff_re1[19:1];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_5_process\n      if (reset == 1'b1) begin\n        cDelay_re2 <= 19'sb0000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cDelay_re2 <= 19'sb0000000000000000000;\n          end\n          else begin\n            if (cBuff_vout1) begin\n              cDelay_re2 <= cIn_re2;\n            end\n          end\n        end\n      end\n    end\n\n  assign subtractor_sub_cast_2 = {cIn_re2[18], cIn_re2};\n  assign subtractor_sub_cast_3 = {cDelay_re2[18], cDelay_re2};\n  assign subOut_re2 = subtractor_sub_cast_2 - subtractor_sub_cast_3;\n\n  assign cOut_re2 = subOut_re2[18:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_6_process\n      if (reset == 1'b1) begin\n        cBuff_re2 <= 19'sb0000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_re2 <= 19'sb0000000000000000000;\n          end\n          else begin\n            cBuff_re2 <= cOut_re2;\n          end\n        end\n      end\n    end\n\n  assign cIn_re3 = cBuff_re2[18:1];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_7_process\n      if (reset == 1'b1) begin\n        cDelay_re3 <= 18'sb000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cDelay_re3 <= 18'sb000000000000000000;\n          end\n          else begin\n            if (cBuff_vout2) begin\n              cDelay_re3 <= cIn_re3;\n            end\n          end\n        end\n      end\n    end\n\n  assign subtractor_sub_cast_4 = {cIn_re3[17], cIn_re3};\n  assign subtractor_sub_cast_5 = {cDelay_re3[17], cDelay_re3};\n  assign subOut_re3 = subtractor_sub_cast_4 - subtractor_sub_cast_5;\n\n  assign cOut_re3 = subOut_re3[17:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_8_process\n      if (reset == 1'b1) begin\n        cBuff_re3 <= 18'sb000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_re3 <= 18'sb000000000000000000;\n          end\n          else begin\n            cBuff_re3 <= cOut_re3;\n          end\n        end\n      end\n    end\n\n  assign combOutreg_re = (cBuff_vout3 == 1'b0 ? invalidOut_re_1 :\n              cBuff_re3);\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_9_process\n      if (reset == 1'b1) begin\n        combOut_re_1 <= 18'sb000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            combOut_re_1 <= 18'sb000000000000000000;\n          end\n          else begin\n            combOut_re_1 <= combOutreg_re;\n          end\n        end\n      end\n    end\n\n  assign invalidOut_im_1 = 18'sb000000000000000000;\n\n  assign cIn_im1 = dsOut_im[22:3];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_10_process\n      if (reset == 1'b1) begin\n        cDelay_im1 <= 20'sb00000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cDelay_im1 <= 20'sb00000000000000000000;\n          end\n          else begin\n            if (ds_vout) begin\n              cDelay_im1 <= cIn_im1;\n            end\n          end\n        end\n      end\n    end\n\n  assign subtractor_sub_cast_6 = {cIn_im1[19], cIn_im1};\n  assign subtractor_sub_cast_7 = {cDelay_im1[19], cDelay_im1};\n  assign subOut_im1 = subtractor_sub_cast_6 - subtractor_sub_cast_7;\n\n  assign cOut_im1 = subOut_im1[19:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_11_process\n      if (reset == 1'b1) begin\n        cBuff_im1 <= 20'sb00000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_im1 <= 20'sb00000000000000000000;\n          end\n          else begin\n            cBuff_im1 <= cOut_im1;\n          end\n        end\n      end\n    end\n\n  assign cIn_im2 = cBuff_im1[19:1];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_12_process\n      if (reset == 1'b1) begin\n        cDelay_im2 <= 19'sb0000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cDelay_im2 <= 19'sb0000000000000000000;\n          end\n          else begin\n            if (cBuff_vout1) begin\n              cDelay_im2 <= cIn_im2;\n            end\n          end\n        end\n      end\n    end\n\n  assign subtractor_sub_cast_8 = {cIn_im2[18], cIn_im2};\n  assign subtractor_sub_cast_9 = {cDelay_im2[18], cDelay_im2};\n  assign subOut_im2 = subtractor_sub_cast_8 - subtractor_sub_cast_9;\n\n  assign cOut_im2 = subOut_im2[18:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_13_process\n      if (reset == 1'b1) begin\n        cBuff_im2 <= 19'sb0000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_im2 <= 19'sb0000000000000000000;\n          end\n          else begin\n            cBuff_im2 <= cOut_im2;\n          end\n        end\n      end\n    end\n\n  assign cIn_im3 = cBuff_im2[18:1];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_14_process\n      if (reset == 1'b1) begin\n        cDelay_im3 <= 18'sb000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cDelay_im3 <= 18'sb000000000000000000;\n          end\n          else begin\n            if (cBuff_vout2) begin\n              cDelay_im3 <= cIn_im3;\n            end\n          end\n        end\n      end\n    end\n\n  assign subtractor_sub_cast_10 = {cIn_im3[17], cIn_im3};\n  assign subtractor_sub_cast_11 = {cDelay_im3[17], cDelay_im3};\n  assign subOut_im3 = subtractor_sub_cast_10 - subtractor_sub_cast_11;\n\n  assign cOut_im3 = subOut_im3[17:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_15_process\n      if (reset == 1'b1) begin\n        cBuff_im3 <= 18'sb000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            cBuff_im3 <= 18'sb000000000000000000;\n          end\n          else begin\n            cBuff_im3 <= cOut_im3;\n          end\n        end\n      end\n    end\n\n  assign combOutreg_im = (cBuff_vout3 == 1'b0 ? invalidOut_im_1 :\n              cBuff_im3);\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_16_process\n      if (reset == 1'b1) begin\n        combOut_im_1 <= 18'sb000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            combOut_im_1 <= 18'sb000000000000000000;\n          end\n          else begin\n            combOut_im_1 <= combOutreg_im;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_17_process\n      if (reset == 1'b1) begin\n        c_vout_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            c_vout_1 <= 1'b0;\n          end\n          else begin\n            c_vout_1 <= cBuff_vout3;\n          end\n        end\n      end\n    end\n\n  assign combOut_re = combOut_re_1;\n\n  assign combOut_im = combOut_im_1;\n\n  assign c_vout = c_vout_1;\n\nendmodule  // cSection\n\n"},{"name":"gcSection.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\gcSection.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: gcSection\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/gcSection\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule gcSection\n          (clk,\n           reset,\n           enb,\n           combOut_re,\n           combOut_im,\n           internalReset,\n           gcOut_re);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [17:0] combOut_re;  // sfix18_E5\n  input   signed [17:0] combOut_im;  // sfix18_E5\n  input   internalReset;\n  output  signed [15:0] gcOut_re;  // sfix16_En14\n\n\n  wire signed [15:0] bShift_re;  // sfix16_E7\n  wire signed [36:0] bShiftreg_re;  // sfix37_En14\n  wire signed [36:0] bRShift_re;  // sfix37_En14\n  wire signed [15:0] coarseGtmpreg_re;  // sfix16_En14\n  wire signed [15:0] bShift_im;  // sfix16_E7\n  wire signed [36:0] bShiftreg_im;  // sfix37_En14\n  wire signed [36:0] bRShift_im;  // sfix37_En14\n  wire signed [15:0] coarseGtmpreg_im;  // sfix16_En14\n  wire signed [22:0] fineMultreg;  // sfix23_En21\n  reg signed [15:0] gainCorrection_gainDatareg2_re;  // sfix16\n  reg signed [15:0] gainCorrection_gainDatareg1_im;  // sfix16\n  reg signed [15:0] gainCorrection_gainDatareg2_im;  // sfix16\n  reg signed [38:0] gainCorrection_gainOutareg1_re;  // sfix39\n  reg signed [38:0] gainCorrection_gainOutareg1_im;  // sfix39\n  reg signed [15:0] gainCorrection_gainDatareg1_re;  // sfix16\n  wire signed [22:0] gainCorrection_fineGreg_tmp2;  // sfix23\n  reg signed [38:0] mulOut_re;  // sfix39_En35\n  reg signed [38:0] mulOut_im;  // sfix39_En35\n  reg signed [38:0] intdelay_reg [0:2];  // sfix39 [3]\n  reg signed [38:0] intdelay_reg_next [0:2];  // sfix39_En35 [3]\n  reg signed [38:0] mulOutreg_re;  // sfix39_En35\n  wire signed [15:0] gcOutreg_re;  // sfix16_En14\n  reg signed [15:0] intdelay_reg_1 [0:1];  // sfix16 [2]\n  wire signed [15:0] intdelay_reg_next_1 [0:1];  // sfix16_En14 [2]\n  reg signed [31:0] intdelay_t_0_0;  // int32\n  reg signed [31:0] intdelay_t_0_1;  // int32\n  reg signed [31:0] intdelay_t_1;  // int32\n  reg signed [31:0] intdelay_t_0_0_1;  // int32\n  reg signed [31:0] intdelay_t_1_1;  // int32\n\n\n  assign bShift_re = ((combOut_re[17] == 1'b0) && (combOut_re[16:2] == 15'b111111111111111) ? 16'sb0111111111111111 :\n              combOut_re[17:2] + $signed({1'b0, combOut_re[1]}));\n\n  assign bShiftreg_re = {bShift_re, 21'b000000000000000000000};\n\n  assign bRShift_re = bShiftreg_re >>> 8'd21;\n\n  assign coarseGtmpreg_re = ((bRShift_re[36] == 1'b0) && (bRShift_re[35:15] != 21'b000000000000000000000) ? 16'sb0111111111111111 :\n              ((bRShift_re[36] == 1'b1) && (bRShift_re[35:15] != 21'b111111111111111111111) ? 16'sb1000000000000000 :\n              $signed(bRShift_re[15:0])));\n\n  assign bShift_im = ((combOut_im[17] == 1'b0) && (combOut_im[16:2] == 15'b111111111111111) ? 16'sb0111111111111111 :\n              combOut_im[17:2] + $signed({1'b0, combOut_im[1]}));\n\n  assign bShiftreg_im = {bShift_im, 21'b000000000000000000000};\n\n  assign bRShift_im = bShiftreg_im >>> 8'd21;\n\n  assign coarseGtmpreg_im = ((bRShift_im[36] == 1'b0) && (bRShift_im[35:15] != 21'b000000000000000000000) ? 16'sb0111111111111111 :\n              ((bRShift_im[36] == 1'b1) && (bRShift_im[35:15] != 21'b111111111111111111111) ? 16'sb1000000000000000 :\n              $signed(bRShift_im[15:0])));\n\n  assign fineMultreg = 23'sb01000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : gainCorrection_process\n      if (reset == 1'b1) begin\n        gainCorrection_gainDatareg1_re <= 16'sb0000000000000000;\n        gainCorrection_gainDatareg1_im <= 16'sb0000000000000000;\n        gainCorrection_gainDatareg2_re <= 16'sb0000000000000000;\n        gainCorrection_gainDatareg2_im <= 16'sb0000000000000000;\n        gainCorrection_gainOutareg1_re <= 39'sh0000000000;\n        gainCorrection_gainOutareg1_im <= 39'sh0000000000;\n        mulOut_re <= 39'sh0000000000;\n        mulOut_im <= 39'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (internalReset == 1'b1) begin\n            gainCorrection_gainDatareg1_re <= 16'sb0000000000000000;\n            gainCorrection_gainDatareg1_im <= 16'sb0000000000000000;\n            gainCorrection_gainDatareg2_re <= 16'sb0000000000000000;\n            gainCorrection_gainDatareg2_im <= 16'sb0000000000000000;\n            gainCorrection_gainOutareg1_re <= 39'sh0000000000;\n            gainCorrection_gainOutareg1_im <= 39'sh0000000000;\n            mulOut_re <= 39'sh0000000000;\n            mulOut_im <= 39'sh0000000000;\n          end\n          else begin\n            mulOut_re <= gainCorrection_gainOutareg1_re;\n            mulOut_im <= gainCorrection_gainOutareg1_im;\n            gainCorrection_gainDatareg1_re <= gainCorrection_gainDatareg2_re;\n            gainCorrection_gainDatareg2_re <= coarseGtmpreg_re;\n            gainCorrection_gainDatareg1_im <= gainCorrection_gainDatareg2_im;\n            gainCorrection_gainDatareg2_im <= coarseGtmpreg_im;\n            gainCorrection_gainOutareg1_re <= {{2{gainCorrection_gainDatareg1_re[15]}}, {gainCorrection_gainDatareg1_re, 21'b000000000000000000000}};\n            gainCorrection_gainOutareg1_im <= {{2{gainCorrection_gainDatareg1_im[15]}}, {gainCorrection_gainDatareg1_im, 21'b000000000000000000000}};\n          end\n        end\n      end\n    end\n\n  assign gainCorrection_fineGreg_tmp2 = fineMultreg;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        for(intdelay_t_1 = 32'sd0; intdelay_t_1 <= 32'sd2; intdelay_t_1 = intdelay_t_1 + 32'sd1) begin\n          intdelay_reg[intdelay_t_1] <= 39'sh0000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(intdelay_t_0_1 = 32'sd0; intdelay_t_0_1 <= 32'sd2; intdelay_t_0_1 = intdelay_t_0_1 + 32'sd1) begin\n            intdelay_reg[intdelay_t_0_1] <= intdelay_reg_next[intdelay_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    mulOutreg_re = intdelay_reg[2];\n    intdelay_reg_next[0] = mulOut_re;\n\n    for(intdelay_t_0_0 = 32'sd0; intdelay_t_0_0 <= 32'sd1; intdelay_t_0_0 = intdelay_t_0_0 + 32'sd1) begin\n      intdelay_reg_next[intdelay_t_0_0 + 32'sd1] = intdelay_reg[intdelay_t_0_0];\n    end\n\n  end\n\n  assign gcOutreg_re = (((mulOutreg_re[38] == 1'b0) && (mulOutreg_re[37:36] != 2'b00)) || ((mulOutreg_re[38] == 1'b0) && (mulOutreg_re[36:21] == 16'sb0111111111111111)) ? 16'sb0111111111111111 :\n              ((mulOutreg_re[38] == 1'b1) && (mulOutreg_re[37:36] != 2'b11) ? 16'sb1000000000000000 :\n              mulOutreg_re[36:21] + $signed({1'b0, mulOutreg_re[20]})));\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        for(intdelay_t_1_1 = 32'sd0; intdelay_t_1_1 <= 32'sd1; intdelay_t_1_1 = intdelay_t_1_1 + 32'sd1) begin\n          intdelay_reg_1[intdelay_t_1_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(intdelay_t_0_0_1 = 32'sd0; intdelay_t_0_0_1 <= 32'sd1; intdelay_t_0_0_1 = intdelay_t_0_0_1 + 32'sd1) begin\n            intdelay_reg_1[intdelay_t_0_0_1] <= intdelay_reg_next_1[intdelay_t_0_0_1];\n          end\n        end\n      end\n    end\n\n  assign gcOut_re = intdelay_reg_1[1];\n  assign intdelay_reg_next_1[0] = gcOutreg_re;\n  assign intdelay_reg_next_1[1] = intdelay_reg_1[0];\n\nendmodule  // gcSection\n\n"},{"name":"castSection.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\castSection.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: castSection\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/castSection\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule castSection\n          (gcOut_re,\n           dataOut_re);\n\n\n  input   signed [15:0] gcOut_re;  // sfix16_En14\n  output  signed [15:0] dataOut_re;  // sfix16_En14\n\n\n\n\n  assign dataOut_re = gcOut_re;\n\nendmodule  // castSection\n\n"},{"name":"CICDecimation.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\CICDecimation.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CICDecimation\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation\n// Hierarchy Level: 1\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CICDecimation\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dataIn;  // sfix16_En14\n  input   validIn;\n  output  signed [15:0] dataOut;  // sfix16_En14\n  output  validOut;\n\n\n  wire softReset;\n  reg signed [15:0] dataInreg;  // sfix16_En14\n  reg  validInreg;\n  wire signed [22:0] integOut_re;  // sfix23\n  wire signed [22:0] integOut_im;  // sfix23\n  wire [11:0] downsampleVal;  // ufix12\n  wire signed [22:0] dsOut_re;  // sfix23\n  wire signed [22:0] dsOut_im;  // sfix23\n  wire ds_vout;\n  wire signed [17:0] combOut_re;  // sfix18_E5\n  wire signed [17:0] combOut_im;  // sfix18_E5\n  wire c_vout;\n  reg  [8:0] intdelay_reg;  // ufix1 [9]\n  wire signed [15:0] invalidOut_1;  // sfix16_En14\n  wire signed [15:0] gcOut_re;  // sfix16_En14\n  wire signed [15:0] dataOut_re;  // sfix16_En14\n\n\n  assign softReset = 1'b0;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        dataInreg <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (softReset == 1'b1) begin\n            dataInreg <= 16'sb0000000000000000;\n          end\n          else begin\n            dataInreg <= dataIn;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        validInreg <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (softReset == 1'b1) begin\n            validInreg <= 1'b0;\n          end\n          else begin\n            validInreg <= validIn;\n          end\n        end\n      end\n    end\n\n  iSection u_iSection (.clk(clk),\n                       .reset(reset),\n                       .enb(enb),\n                       .dataInreg(dataInreg),  // sfix16_En14\n                       .validInreg(validInreg),\n                       .internalReset(softReset),\n                       .integOut_re(integOut_re),  // sfix23\n                       .integOut_im(integOut_im)  // sfix23\n                       );\n\n  assign downsampleVal = 12'b000010000000;\n\n  dsSection u_dsSection (.clk(clk),\n                         .reset(reset),\n                         .enb(enb),\n                         .integOut_re(integOut_re),  // sfix23\n                         .integOut_im(integOut_im),  // sfix23\n                         .validInreg(validInreg),\n                         .downsampleVal(downsampleVal),  // ufix12\n                         .i_rstout(softReset),\n                         .dsOut_re(dsOut_re),  // sfix23\n                         .dsOut_im(dsOut_im),  // sfix23\n                         .ds_vout(ds_vout)\n                         );\n\n  cSection u_cSection (.clk(clk),\n                       .reset(reset),\n                       .enb(enb),\n                       .dsOut_re(dsOut_re),  // sfix23\n                       .dsOut_im(dsOut_im),  // sfix23\n                       .ds_vout(ds_vout),\n                       .internalReset(softReset),\n                       .combOut_re(combOut_re),  // sfix18_E5\n                       .combOut_im(combOut_im),  // sfix18_E5\n                       .c_vout(c_vout)\n                       );\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        intdelay_reg <= {9{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (softReset == 1'b1) begin\n            intdelay_reg <= {9{1'b0}};\n          end\n          else begin\n            intdelay_reg[0] <= c_vout;\n            intdelay_reg[32'sd8:32'sd1] <= intdelay_reg[32'sd7:32'sd0];\n          end\n        end\n      end\n    end\n\n  assign validOut = intdelay_reg[8];\n\n  assign invalidOut_1 = 16'sb0000000000000000;\n\n  gcSection u_gcSection (.clk(clk),\n                         .reset(reset),\n                         .enb(enb),\n                         .combOut_re(combOut_re),  // sfix18_E5\n                         .combOut_im(combOut_im),  // sfix18_E5\n                         .internalReset(softReset),\n                         .gcOut_re(gcOut_re)  // sfix16_En14\n                         );\n\n  castSection u_castSection (.gcOut_re(gcOut_re),  // sfix16_En14\n                             .dataOut_re(dataOut_re)  // sfix16_En14\n                             );\n\n  assign dataOut = (validOut == 1'b0 ? invalidOut_1 :\n              dataOut_re);\n\nendmodule  // CICDecimation\n\n"},{"name":"FilterCoef.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterCoef.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterCoef\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/FilterCoef\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterCoef\n          (CoefOut_0,\n           CoefOut_1,\n           CoefOut_2,\n           CoefOut_3,\n           CoefOut_4,\n           CoefOut_5,\n           CoefOut_6);\n\n\n  output  signed [15:0] CoefOut_0;  // sfix16_En16\n  output  signed [15:0] CoefOut_1;  // sfix16_En16\n  output  signed [15:0] CoefOut_2;  // sfix16_En16\n  output  signed [15:0] CoefOut_3;  // sfix16_En16\n  output  signed [15:0] CoefOut_4;  // sfix16_En16\n  output  signed [15:0] CoefOut_5;  // sfix16_En16\n  output  signed [15:0] CoefOut_6;  // sfix16_En16\n\n\n  wire signed [15:0] CoefData;  // sfix16_En16\n  wire signed [15:0] CoefData_1;  // sfix16_En16\n  wire signed [15:0] CoefData_2;  // sfix16_En16\n  wire signed [15:0] CoefData_3;  // sfix16_En16\n  wire signed [15:0] CoefData_4;  // sfix16_En16\n  wire signed [15:0] CoefData_5;  // sfix16_En16\n  wire signed [15:0] CoefData_6;  // sfix16_En16\n\n\n  // CoefReg_1\n  assign CoefData = 16'sb0000001001011101;\n\n  assign CoefOut_0 = CoefData;\n\n  // CoefReg_2\n  assign CoefData_1 = 16'sb0000001011111010;\n\n  assign CoefOut_1 = CoefData_1;\n\n  // CoefReg_3\n  assign CoefData_2 = 16'sb1111011110100110;\n\n  assign CoefOut_2 = CoefData_2;\n\n  // CoefReg_4\n  assign CoefData_3 = 16'sb1110110100110001;\n\n  assign CoefOut_3 = CoefData_3;\n\n  // CoefReg_5\n  assign CoefData_4 = 16'sb0000101010110110;\n\n  assign CoefOut_4 = CoefData_4;\n\n  // CoefReg_6\n  assign CoefData_5 = 16'sb0100111110101000;\n\n  assign CoefOut_5 = CoefData_5;\n\n  // CoefReg_7\n  assign CoefData_6 = 16'sb0111011001110100;\n\n  assign CoefOut_6 = CoefData_6;\n\nendmodule  // FilterCoef\n\n"},{"name":"FilterTapSystolicPreAddWvlIn.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterTapSystolicPreAddWvlIn.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterTapSystolicPreAddWvlIn\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter/FilterTapSystolicPreAddWvlIn\n// Hierarchy Level: 4\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterTapSystolicPreAddWvlIn\n          (clk,\n           reset,\n           enb,\n           dinReg2_0_re,\n           dinPreAdd,\n           coefIn_0,\n           addin,\n           dinRegVld,\n           syncReset,\n           dinDly2,\n           tapout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dinReg2_0_re;  // sfix16_En14\n  input   signed [15:0] dinPreAdd;  // sfix16_En14\n  input   signed [15:0] coefIn_0;  // sfix16_En16\n  input   signed [47:0] addin;  // sfix48_En30\n  input   dinRegVld;\n  input   syncReset;\n  output  signed [15:0] dinDly2;  // sfix16_En14\n  output  signed [47:0] tapout;  // sfix48_En30\n\n\n  reg signed [32:0] fTap_mult_reg;  // sfix33\n  reg signed [15:0] fTap_din1_reg1;  // sfix16\n  reg signed [15:0] fTap_din1_reg2;  // sfix16\n  reg signed [15:0] fTap_din2_reg1;  // sfix16\n  reg signed [16:0] fTap_preAdd_reg;  // sfix17\n  reg signed [47:0] fTap_addout_reg;  // sfix48\n  reg signed [15:0] fTap_coef_reg1;  // sfix16\n  reg signed [15:0] fTap_coef_reg2;  // sfix16\n  reg signed [32:0] fTap_mult_reg_next;  // sfix33_En30\n  reg signed [15:0] fTap_din1_reg1_next;  // sfix16_En14\n  reg signed [15:0] fTap_din1_reg2_next;  // sfix16_En14\n  reg signed [15:0] fTap_din2_reg1_next;  // sfix16_En14\n  reg signed [16:0] fTap_preAdd_reg_next;  // sfix17_En14\n  reg signed [47:0] fTap_addout_reg_next;  // sfix48_En30\n  reg signed [15:0] fTap_coef_reg1_next;  // sfix16_En16\n  reg signed [15:0] fTap_coef_reg2_next;  // sfix16_En16\n  reg signed [15:0] dinDly2_1;  // sfix16_En14\n  reg signed [47:0] tapout_1;  // sfix48_En30\n  reg signed [47:0] fTap_add_cast;  // sfix48_En30\n  reg signed [16:0] fTap_add_cast_0;  // sfix17_En14\n  reg signed [16:0] fTap_add_cast_1;  // sfix17_En14\n\n\n  // FilterTapSystolicPreAddWvldIn\n  always @(posedge clk or posedge reset)\n    begin : fTap_process\n      if (reset == 1'b1) begin\n        fTap_din1_reg1 <= 16'sb0000000000000000;\n        fTap_din1_reg2 <= 16'sb0000000000000000;\n        fTap_din2_reg1 <= 16'sb0000000000000000;\n        fTap_preAdd_reg <= 17'sb00000000000000000;\n        fTap_coef_reg1 <= 16'sb0000000000000000;\n        fTap_coef_reg2 <= 16'sb0000000000000000;\n        fTap_mult_reg <= 33'sh000000000;\n        fTap_addout_reg <= 48'sh000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            fTap_din1_reg1 <= 16'sb0000000000000000;\n            fTap_din1_reg2 <= 16'sb0000000000000000;\n            fTap_din2_reg1 <= 16'sb0000000000000000;\n            fTap_preAdd_reg <= 17'sb00000000000000000;\n            fTap_coef_reg1 <= 16'sb0000000000000000;\n            fTap_coef_reg2 <= 16'sb0000000000000000;\n            fTap_mult_reg <= 33'sh000000000;\n            fTap_addout_reg <= 48'sh000000000000;\n          end\n          else begin\n            fTap_mult_reg <= fTap_mult_reg_next;\n            fTap_din1_reg1 <= fTap_din1_reg1_next;\n            fTap_din1_reg2 <= fTap_din1_reg2_next;\n            fTap_din2_reg1 <= fTap_din2_reg1_next;\n            fTap_preAdd_reg <= fTap_preAdd_reg_next;\n            fTap_addout_reg <= fTap_addout_reg_next;\n            fTap_coef_reg1 <= fTap_coef_reg1_next;\n            fTap_coef_reg2 <= fTap_coef_reg2_next;\n          end\n        end\n      end\n    end\n\n  always @(addin, coefIn_0, dinPreAdd, dinReg2_0_re, dinRegVld, fTap_addout_reg,\n       fTap_coef_reg1, fTap_coef_reg2, fTap_din1_reg1, fTap_din1_reg2,\n       fTap_din2_reg1, fTap_mult_reg, fTap_preAdd_reg) begin\n    fTap_add_cast = 48'sh000000000000;\n    fTap_add_cast_0 = 17'sb00000000000000000;\n    fTap_add_cast_1 = 17'sb00000000000000000;\n    fTap_mult_reg_next = fTap_mult_reg;\n    fTap_din1_reg1_next = fTap_din1_reg1;\n    fTap_din1_reg2_next = fTap_din1_reg2;\n    fTap_din2_reg1_next = fTap_din2_reg1;\n    fTap_preAdd_reg_next = fTap_preAdd_reg;\n    fTap_addout_reg_next = fTap_addout_reg;\n    fTap_coef_reg1_next = fTap_coef_reg1;\n    fTap_coef_reg2_next = fTap_coef_reg2;\n    if (dinRegVld) begin\n      fTap_add_cast = {{15{fTap_mult_reg[32]}}, fTap_mult_reg};\n      fTap_addout_reg_next = fTap_add_cast + addin;\n      fTap_mult_reg_next = fTap_preAdd_reg * fTap_coef_reg2;\n      fTap_add_cast_0 = {fTap_din1_reg2[15], fTap_din1_reg2};\n      fTap_add_cast_1 = {fTap_din2_reg1[15], fTap_din2_reg1};\n      fTap_preAdd_reg_next = fTap_add_cast_0 + fTap_add_cast_1;\n      fTap_din1_reg2_next = fTap_din1_reg1;\n      fTap_din1_reg1_next = dinReg2_0_re;\n      fTap_din2_reg1_next = dinPreAdd;\n      fTap_coef_reg2_next = fTap_coef_reg1;\n      fTap_coef_reg1_next = coefIn_0;\n    end\n    dinDly2_1 = fTap_din1_reg2;\n    tapout_1 = fTap_addout_reg;\n  end\n\n  assign dinDly2 = dinDly2_1;\n\n  assign tapout = tapout_1;\n\nendmodule  // FilterTapSystolicPreAddWvlIn\n\n"},{"name":"subFilter.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\subFilter.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: subFilter\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule subFilter\n          (clk,\n           reset,\n           enb,\n           dinReg2_0_re,\n           coefIn_0,\n           coefIn_1,\n           coefIn_2,\n           coefIn_3,\n           coefIn_4,\n           coefIn_5,\n           coefIn_6,\n           dinRegVld,\n           syncReset,\n           dout_1_re,\n           doutVld);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dinReg2_0_re;  // sfix16_En14\n  input   signed [15:0] coefIn_0;  // sfix16_En16\n  input   signed [15:0] coefIn_1;  // sfix16_En16\n  input   signed [15:0] coefIn_2;  // sfix16_En16\n  input   signed [15:0] coefIn_3;  // sfix16_En16\n  input   signed [15:0] coefIn_4;  // sfix16_En16\n  input   signed [15:0] coefIn_5;  // sfix16_En16\n  input   signed [15:0] coefIn_6;  // sfix16_En16\n  input   dinRegVld;\n  input   syncReset;\n  output  signed [15:0] dout_1_re;  // sfix16_En13\n  output  doutVld;\n\n\n  reg  [10:0] intdelay_reg;  // ufix1 [11]\n  wire vldShift;\n  wire vldOutTmp;\n  wire signed [15:0] ZERO_OUT;  // sfix16_En13\n  wire signed [47:0] addin;  // sfix48_En30\n  wire signed [15:0] dinDly2;  // sfix16_En14\n  reg signed [15:0] dinPreAdd;  // sfix16_En14\n  wire signed [15:0] dinDly2_1;  // sfix16_En14\n  wire signed [47:0] tapout;  // sfix48_En30\n  wire signed [15:0] dinDly2_2;  // sfix16_En14\n  wire signed [47:0] tapout_1;  // sfix48_En30\n  wire signed [15:0] dinDly2_3;  // sfix16_En14\n  wire signed [47:0] tapout_2;  // sfix48_En30\n  wire signed [15:0] dinDly2_4;  // sfix16_En14\n  wire signed [47:0] tapout_3;  // sfix48_En30\n  wire signed [15:0] dinDly2_5;  // sfix16_En14\n  wire signed [47:0] tapout_4;  // sfix48_En30\n  wire signed [47:0] tapout_5;  // sfix48_En30\n  wire signed [15:0] ZERO;  // sfix16_En14\n  wire signed [15:0] dinDly2deadOut;  // sfix16_En14\n  wire signed [47:0] tapout_6;  // sfix48_En30\n  wire signed [15:0] dout_cast;  // sfix16_En13\n  wire signed [15:0] muxOut;  // sfix16_En13\n  reg signed [15:0] dout_1_re_1;  // sfix16_En13\n  reg  doutVld_1;\n\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        intdelay_reg <= {11{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            intdelay_reg <= {11{1'b0}};\n          end\n          else begin\n            if (dinRegVld) begin\n              intdelay_reg[0] <= dinRegVld;\n              intdelay_reg[32'sd10:32'sd1] <= intdelay_reg[32'sd9:32'sd0];\n            end\n          end\n        end\n      end\n    end\n\n  assign vldShift = intdelay_reg[10];\n\n  assign vldOutTmp = dinRegVld & vldShift;\n\n  assign ZERO_OUT = 16'sb0000000000000000;\n\n  assign addin = 48'sh000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        dinPreAdd <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinPreAdd <= 16'sb0000000000000000;\n          end\n          else begin\n            if (dinRegVld) begin\n              dinPreAdd <= dinDly2;\n            end\n          end\n        end\n      end\n    end\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_1 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dinReg2_0_re(dinReg2_0_re),  // sfix16_En14\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En14\n                                              .coefIn_0(coefIn_0),  // sfix16_En16\n                                              .addin(addin),  // sfix48_En30\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_1),  // sfix16_En14\n                                              .tapout(tapout)  // sfix48_En30\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_2 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dinReg2_0_re(dinDly2_1),  // sfix16_En14\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En14\n                                              .coefIn_0(coefIn_1),  // sfix16_En16\n                                              .addin(tapout),  // sfix48_En30\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_2),  // sfix16_En14\n                                              .tapout(tapout_1)  // sfix48_En30\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_3 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dinReg2_0_re(dinDly2_2),  // sfix16_En14\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En14\n                                              .coefIn_0(coefIn_2),  // sfix16_En16\n                                              .addin(tapout_1),  // sfix48_En30\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_3),  // sfix16_En14\n                                              .tapout(tapout_2)  // sfix48_En30\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_4 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dinReg2_0_re(dinDly2_3),  // sfix16_En14\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En14\n                                              .coefIn_0(coefIn_3),  // sfix16_En16\n                                              .addin(tapout_2),  // sfix48_En30\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_4),  // sfix16_En14\n                                              .tapout(tapout_3)  // sfix48_En30\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_5 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dinReg2_0_re(dinDly2_4),  // sfix16_En14\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En14\n                                              .coefIn_0(coefIn_4),  // sfix16_En16\n                                              .addin(tapout_3),  // sfix48_En30\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_5),  // sfix16_En14\n                                              .tapout(tapout_4)  // sfix48_En30\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_6 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dinReg2_0_re(dinDly2_5),  // sfix16_En14\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En14\n                                              .coefIn_0(coefIn_5),  // sfix16_En16\n                                              .addin(tapout_4),  // sfix48_En30\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2),  // sfix16_En14\n                                              .tapout(tapout_5)  // sfix48_En30\n                                              );\n\n  assign ZERO = 16'sb0000000000000000;\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_7 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dinReg2_0_re(dinDly2),  // sfix16_En14\n                                              .dinPreAdd(ZERO),  // sfix16_En14\n                                              .coefIn_0(coefIn_6),  // sfix16_En16\n                                              .addin(tapout_5),  // sfix48_En30\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2deadOut),  // sfix16_En14\n                                              .tapout(tapout_6)  // sfix48_En30\n                                              );\n\n  assign dout_cast = tapout_6[32:17];\n\n  assign muxOut = (vldOutTmp == 1'b0 ? ZERO_OUT :\n              dout_cast);\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        dout_1_re_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dout_1_re_1 <= 16'sb0000000000000000;\n          end\n          else begin\n            dout_1_re_1 <= muxOut;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        doutVld_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            doutVld_1 <= 1'b0;\n          end\n          else begin\n            doutVld_1 <= vldOutTmp;\n          end\n        end\n      end\n    end\n\n  assign dout_1_re = dout_1_re_1;\n\n  assign doutVld = doutVld_1;\n\nendmodule  // subFilter\n\n"},{"name":"Filter.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Filter.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Filter\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Filter\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           syncReset,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dataIn;  // sfix16_En14\n  input   validIn;\n  input   syncReset;\n  output  signed [15:0] dataOut;  // sfix16_En13\n  output  validOut;\n\n\n  reg  dinRegVld;\n  reg signed [15:0] dinReg_0_re;  // sfix16_En14\n  reg signed [15:0] dinReg2_0_re;  // sfix16_En14\n  wire signed [15:0] CoefOut_0;  // sfix16_En16\n  wire signed [15:0] CoefOut_1;  // sfix16_En16\n  wire signed [15:0] CoefOut_2;  // sfix16_En16\n  wire signed [15:0] CoefOut_3;  // sfix16_En16\n  wire signed [15:0] CoefOut_4;  // sfix16_En16\n  wire signed [15:0] CoefOut_5;  // sfix16_En16\n  wire signed [15:0] CoefOut_6;  // sfix16_En16\n  reg  dinReg2Vld;\n  wire signed [15:0] dout_1_re;  // sfix16_En13\n  wire doutVld;\n\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        dinRegVld <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinRegVld <= 1'b0;\n          end\n          else begin\n            dinRegVld <= validIn;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        dinReg_0_re <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinReg_0_re <= 16'sb0000000000000000;\n          end\n          else begin\n            if (validIn) begin\n              dinReg_0_re <= dataIn;\n            end\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        dinReg2_0_re <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinReg2_0_re <= 16'sb0000000000000000;\n          end\n          else begin\n            if (dinRegVld) begin\n              dinReg2_0_re <= dinReg_0_re;\n            end\n          end\n        end\n      end\n    end\n\n  FilterCoef u_CoefTable_1 (.CoefOut_0(CoefOut_0),  // sfix16_En16\n                            .CoefOut_1(CoefOut_1),  // sfix16_En16\n                            .CoefOut_2(CoefOut_2),  // sfix16_En16\n                            .CoefOut_3(CoefOut_3),  // sfix16_En16\n                            .CoefOut_4(CoefOut_4),  // sfix16_En16\n                            .CoefOut_5(CoefOut_5),  // sfix16_En16\n                            .CoefOut_6(CoefOut_6)  // sfix16_En16\n                            );\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        dinReg2Vld <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinReg2Vld <= 1'b0;\n          end\n          else begin\n            dinReg2Vld <= dinRegVld;\n          end\n        end\n      end\n    end\n\n  subFilter u_subFilter_1_re (.clk(clk),\n                              .reset(reset),\n                              .enb(enb),\n                              .dinReg2_0_re(dinReg2_0_re),  // sfix16_En14\n                              .coefIn_0(CoefOut_0),  // sfix16_En16\n                              .coefIn_1(CoefOut_1),  // sfix16_En16\n                              .coefIn_2(CoefOut_2),  // sfix16_En16\n                              .coefIn_3(CoefOut_3),  // sfix16_En16\n                              .coefIn_4(CoefOut_4),  // sfix16_En16\n                              .coefIn_5(CoefOut_5),  // sfix16_En16\n                              .coefIn_6(CoefOut_6),  // sfix16_En16\n                              .dinRegVld(dinReg2Vld),\n                              .syncReset(syncReset),\n                              .dout_1_re(dout_1_re),  // sfix16_En13\n                              .doutVld(doutVld)\n                              );\n\n  assign dataOut = dout_1_re;\n\n  assign validOut = doutVld;\n\nendmodule  // Filter\n\n"},{"name":"DCF.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\DCF.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: DCF\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF\n// Hierarchy Level: 1\n// Model version: 17.90\n// \n// Discrete FIR Filter\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule DCF\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dataIn;  // sfix16_En14\n  input   validIn;\n  output  signed [15:0] dataOut;  // sfix16_En13\n  output  validOut;\n\n\n  wire syncReset;\n\n\n  assign syncReset = 1'b0;\n\n  Filter u_FilterBank (.clk(clk),\n                       .reset(reset),\n                       .enb(enb),\n                       .dataIn(dataIn),  // sfix16_En14\n                       .validIn(validIn),\n                       .syncReset(syncReset),\n                       .dataOut(dataOut),  // sfix16_En13\n                       .validOut(validOut)\n                       );\n\nendmodule  // DCF\n\n"},{"name":"partlySerialCtrl.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\partlySerialCtrl.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: partlySerialCtrl\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/partlySerialCtrl\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule partlySerialCtrl\n          (clk,\n           reset,\n           enb,\n           validIn,\n           ctrl,\n           ready);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   validIn;\n  output  ctrl;\n  output  ready;\n\n\n  reg [1:0] CtrlLogic_inputCnt;  // ufix2\n  reg  CtrlLogic_state;  // ufix1\n  reg  CtrlLogic_vldOutReg;\n  reg  CtrlLogic_rdyReg;\n  reg [1:0] CtrlLogic_inputCnt_next;  // ufix2\n  reg  CtrlLogic_state_next;  // ufix1\n  reg  CtrlLogic_vldOutReg_next;\n  reg  CtrlLogic_rdyReg_next;\n  reg  ctrl_1;\n  reg  ready_1;\n\n\n  // CtrlLogic\n  always @(posedge clk or posedge reset)\n    begin : CtrlLogic_process\n      if (reset == 1'b1) begin\n        CtrlLogic_inputCnt <= 2'b00;\n        CtrlLogic_state <= 1'b0;\n        CtrlLogic_vldOutReg <= 1'b0;\n        CtrlLogic_rdyReg <= 1'b1;\n      end\n      else begin\n        if (enb) begin\n          CtrlLogic_inputCnt <= CtrlLogic_inputCnt_next;\n          CtrlLogic_state <= CtrlLogic_state_next;\n          CtrlLogic_vldOutReg <= CtrlLogic_vldOutReg_next;\n          CtrlLogic_rdyReg <= CtrlLogic_rdyReg_next;\n        end\n      end\n    end\n\n  always @(CtrlLogic_inputCnt, CtrlLogic_rdyReg, CtrlLogic_state, CtrlLogic_vldOutReg,\n       validIn) begin\n    CtrlLogic_inputCnt_next = CtrlLogic_inputCnt;\n    case ( CtrlLogic_state)\n      1'b0 :\n        begin\n          CtrlLogic_state_next = 1'b0;\n          CtrlLogic_inputCnt_next = 2'b00;\n          CtrlLogic_vldOutReg_next = 1'b0;\n          if (validIn && CtrlLogic_rdyReg) begin\n            CtrlLogic_state_next = 1'b1;\n            CtrlLogic_inputCnt_next = 2'b01;\n          end\n        end\n      1'b1 :\n        begin\n          CtrlLogic_state_next = 1'b1;\n          CtrlLogic_vldOutReg_next = 1'b0;\n          if (validIn && CtrlLogic_rdyReg) begin\n            if (CtrlLogic_inputCnt == 2'b01) begin\n              CtrlLogic_vldOutReg_next = 1'b1;\n              CtrlLogic_inputCnt_next = 2'b00;\n              CtrlLogic_state_next = 1'b0;\n            end\n            else begin\n              CtrlLogic_inputCnt_next = CtrlLogic_inputCnt + 2'b01;\n            end\n          end\n        end\n      default :\n        begin\n          CtrlLogic_state_next = 1'b0;\n          CtrlLogic_inputCnt_next = 2'b00;\n          CtrlLogic_vldOutReg_next = 1'b0;\n        end\n    endcase\n    CtrlLogic_rdyReg_next = 1'b1;\n    ctrl_1 = CtrlLogic_vldOutReg;\n    ready_1 = CtrlLogic_rdyReg;\n  end\n\n  assign ctrl = ctrl_1;\n\n  assign ready = ready_1;\n\nendmodule  // partlySerialCtrl\n\n"},{"name":"FirRdyLogic.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FirRdyLogic\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FirRdyLogic\n          (clk,\n           reset,\n           enb,\n           dinSwitch,\n           dinVldSwitch,\n           coeff,\n           haltProcess,\n           dinSM,\n           dinVldSM);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dinSwitch;  // sfix17_En13\n  input   dinVldSwitch;\n  input   signed [16:0] coeff;  // sfix17_En13\n  input   haltProcess;\n  output  signed [16:0] dinSM;  // sfix17_En13\n  output  dinVldSM;\n\n\n  wire syncReset;\n  reg  firRdy_state;  // ufix1\n  reg  firRdy_readyReg;\n  reg  firRdy_count;  // ufix1\n  reg  firRdy_state_next;  // ufix1\n  reg  firRdy_readyReg_next;\n  reg  firRdy_count_next;  // ufix1\n  reg  readySM;\n  reg signed [16:0] dinSM_1;  // sfix17_En13\n  reg  dinVldSM_1;\n  reg signed [16:0] coeffS;  // sfix17_En13\n  reg  firRdy_out2_0;\n  reg [1:0] firRdy_add_temp;  // ufix2\n  reg [1:0] firRdy_t_0_0;  // ufix2\n\n\n  assign syncReset = 1'b0;\n\n  // rdyLogic\n  always @(posedge clk or posedge reset)\n    begin : firRdy_process\n      if (reset == 1'b1) begin\n        firRdy_state <= 1'b0;\n        firRdy_readyReg <= 1'b1;\n        firRdy_count <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          firRdy_state <= firRdy_state_next;\n          firRdy_readyReg <= firRdy_readyReg_next;\n          firRdy_count <= firRdy_count_next;\n        end\n      end\n    end\n\n  always @(coeff, dinSwitch, dinVldSwitch, firRdy_count, firRdy_readyReg, firRdy_state,\n       haltProcess, syncReset) begin\n    firRdy_add_temp = 2'b00;\n    firRdy_t_0_0 = 2'b00;\n    firRdy_count_next = firRdy_count;\n    if (( ! haltProcess) && ( ! syncReset)) begin\n      case ( firRdy_state)\n        1'b0 :\n          begin\n            dinSM_1 = dinSwitch;\n            firRdy_out2_0 = dinVldSwitch;\n            coeffS = coeff;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n            if (dinVldSwitch) begin\n              firRdy_state_next = 1'b1;\n              firRdy_readyReg_next = 1'b0;\n            end\n          end\n        1'b1 :\n          begin\n            firRdy_readyReg_next = 1'b1;\n            firRdy_state_next = 1'b0;\n            dinSM_1 = 17'sb00000000000000000;\n            coeffS = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n          end\n        default :\n          begin\n            dinSM_1 = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n            coeffS = 17'sb00000000000000000;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n          end\n      endcase\n    end\n    else begin\n      firRdy_state_next = 1'b0;\n      firRdy_readyReg_next = 1'b0;\n      dinSM_1 = 17'sb00000000000000000;\n      firRdy_out2_0 = 1'b0;\n      coeffS = 17'sb00000000000000000;\n    end\n    if ((dinVldSwitch || (firRdy_count > 1'b0)) || firRdy_out2_0) begin\n      if ((( ~ firRdy_count) || haltProcess) || syncReset) begin\n        firRdy_count_next = 1'b0;\n      end\n      else begin\n        firRdy_t_0_0 = {1'b0, firRdy_count};\n        firRdy_add_temp = firRdy_t_0_0 + 2'b01;\n        firRdy_count_next = firRdy_add_temp[0];\n      end\n    end\n    readySM = firRdy_readyReg;\n    dinVldSM_1 = firRdy_out2_0;\n  end\n\n  assign dinSM = dinSM_1;\n\n  assign dinVldSM = dinVldSM_1;\n\nendmodule  // FirRdyLogic\n\n"},{"name":"Addressable_Delay_Line.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           rdAddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En13\n  input   wrEn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En13\n  output  signed [16:0] dataOut;  // sfix17_En13\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En13\n  reg signed [16:0] delayedSignals1;  // sfix17_En13\n  wire signed [16:0] switchDataOut;  // sfix17_En13\n  reg signed [16:0] dataOut_1;  // sfix17_En13\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delay1_process\n      if (reset == 1'b1) begin\n        delayedSignals1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals1 <= delayedSignals0;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals1;\n\n  assign switchDataOut = (rdAddr == 1'b0 ? delayedSignals0 :\n              delayedSignals1);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line\n\n"},{"name":"Addressable_Delay_Line_block.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           rdAddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En13\n  input   wrEn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En13\n  output  signed [16:0] dataOut;  // sfix17_En13\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En13\n  wire signed [16:0] ZEROCONST;  // sfix17_En13\n  wire signed [16:0] switchDataOut;  // sfix17_En13\n  reg signed [16:0] dataOut_1;  // sfix17_En13\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals0;\n\n  assign ZEROCONST = 17'sb00000000000000000;\n\n  assign switchDataOut = (rdAddr == 1'b0 ? delayedSignals0 :\n              ZEROCONST);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block\n\n"},{"name":"Addressable_Delay_Line_block1.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block1.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block1\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block1\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           lutaddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En13\n  input   validIn;\n  input   lutaddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En13\n  output  signed [16:0] dataOut;  // sfix17_En13\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En13\n  wire signed [16:0] ZEROCONST;  // sfix17_En13\n  wire signed [16:0] switchDataOut;  // sfix17_En13\n  reg signed [16:0] dataOut_1;  // sfix17_En13\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals0;\n\n  assign ZEROCONST = 17'sb00000000000000000;\n\n  assign switchDataOut = (lutaddr == 1'b0 ? delayedSignals0 :\n              ZEROCONST);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block1\n\n"},{"name":"Addressable_Delay_Line_block2.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block2.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block2\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block2\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           rdAddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En13\n  input   validIn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En13\n  output  signed [16:0] dataOut;  // sfix17_En13\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En13\n  reg signed [16:0] delayedSignals1;  // sfix17_En13\n  wire signed [16:0] switchDataOut;  // sfix17_En13\n  reg signed [16:0] dataOut_1;  // sfix17_En13\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delay1_process\n      if (reset == 1'b1) begin\n        delayedSignals1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals1 <= delayedSignals0;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals1;\n\n  assign switchDataOut = (rdAddr == 1'b0 ? delayedSignals1 :\n              (rdAddr == 1'b1 ? delayedSignals0 :\n              delayedSignals0));\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block2\n\n"},{"name":"FilterTapSystolicPreAdd.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterTapSystolicPreAdd.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterTapSystolicPreAdd\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FilterTapSystolicPreAdd\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterTapSystolicPreAdd\n          (clk,\n           reset,\n           enb,\n           din_re,\n           preAddIn,\n           coeff,\n           sumIn,\n           sumOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] din_re;  // sfix17_En13\n  input   signed [16:0] preAddIn;  // sfix17_En13\n  input   signed [16:0] coeff;  // sfix17_En16\n  input   signed [32:0] sumIn;  // sfix33_En29\n  output  signed [32:0] sumOut;  // sfix33_En29\n\n\n  reg signed [16:0] fTap_din1_reg1;  // sfix17\n  reg signed [16:0] fTap_din1_reg2;  // sfix17\n  reg signed [16:0] fTap_din2_reg1;  // sfix17\n  reg signed [17:0] fTap_preAdd_reg;  // sfix18\n  reg signed [34:0] fTap_mult_reg;  // sfix35\n  reg signed [32:0] fTap_addout_reg;  // sfix33\n  reg signed [16:0] fTap_coef_reg1;  // sfix17\n  reg signed [16:0] fTap_coef_reg2;  // sfix17\n  wire signed [17:0] fTap_preAdd_reg_next;  // sfix18_En13\n  wire signed [34:0] fTap_mult_reg_next;  // sfix35_En29\n  wire signed [32:0] fTap_addout_reg_next;  // sfix33_En29\n  wire signed [32:0] fTap_add_cast;  // sfix33_En29\n  wire signed [17:0] fTap_add_cast_1;  // sfix18_En13\n  wire signed [17:0] fTap_add_cast_2;  // sfix18_En13\n\n\n  // FilterTapSystolicPreAddS\n  always @(posedge clk or posedge reset)\n    begin : fTap_process\n      if (reset == 1'b1) begin\n        fTap_din1_reg1 <= 17'sb00000000000000000;\n        fTap_din1_reg2 <= 17'sb00000000000000000;\n        fTap_din2_reg1 <= 17'sb00000000000000000;\n        fTap_preAdd_reg <= 18'sb000000000000000000;\n        fTap_coef_reg1 <= 17'sb00000000000000000;\n        fTap_coef_reg2 <= 17'sb00000000000000000;\n        fTap_mult_reg <= 35'sh000000000;\n        fTap_addout_reg <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          fTap_preAdd_reg <= fTap_preAdd_reg_next;\n          fTap_mult_reg <= fTap_mult_reg_next;\n          fTap_addout_reg <= fTap_addout_reg_next;\n          fTap_din1_reg2 <= fTap_din1_reg1;\n          fTap_din1_reg1 <= din_re;\n          fTap_din2_reg1 <= preAddIn;\n          fTap_coef_reg2 <= fTap_coef_reg1;\n          fTap_coef_reg1 <= coeff;\n        end\n      end\n    end\n\n  assign sumOut = fTap_addout_reg;\n  assign fTap_add_cast = fTap_mult_reg[32:0];\n  assign fTap_addout_reg_next = fTap_add_cast + sumIn;\n  assign fTap_mult_reg_next = fTap_preAdd_reg * fTap_coef_reg2;\n  assign fTap_add_cast_1 = {fTap_din1_reg2[16], fTap_din1_reg2};\n  assign fTap_add_cast_2 = {fTap_din2_reg1[16], fTap_din2_reg1};\n  assign fTap_preAdd_reg_next = fTap_add_cast_1 + fTap_add_cast_2;\n\nendmodule  // FilterTapSystolicPreAdd\n\n"},{"name":"FIRPartlySerial.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FIRPartlySerial\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FIRPartlySerial\n          (clk,\n           reset,\n           enb,\n           filterInput,\n           ctrl,\n           subfilterOutTmp_1);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] filterInput;  // sfix17_En13\n  input   ctrl;\n  output  signed [33:0] subfilterOutTmp_1;  // sfix34_En29\n\n\n  wire signed [16:0] coeff;  // sfix17_En13\n  wire haltProcess;\n  wire signed [16:0] dinSM;  // sfix17_En13\n  wire dinVldSM;\n  reg  nextDelayLineRdAddrReverse;  // ufix1\n  reg  rdCountReverse_1;  // ufix1\n  reg  nextDelayLineWrAddr;  // ufix1\n  reg  wrCount_1;  // ufix1\n  reg  nextDelayLineRdAddr;  // ufix1\n  reg  rdCount_1;  // ufix1\n  reg  nextSharingCount;  // ufix1\n  reg  sharingCount_1;  // ufix1\n  reg  delayLineValidInP;\n  reg  lastPhaseStrobe;\n  reg  delayLineShiftEnP;\n  reg  delayLineShiftEn1_1;\n  reg  delayLineShiftEn2_1;\n  reg  delayLineShiftEn3_1;\n  reg  delayLineShiftEn4_1;\n  reg  [6:0] validOutLookahead_reg;  // ufix1 [7]\n  wire validOutLookahead_1;\n  reg  vldOut_1;\n  wire notValid;\n  reg  rdAddr0_1;  // ufix1\n  reg  rdAddr1;  // ufix1\n  reg  rdAddr2;  // ufix1\n  reg  rdAddr3;  // ufix1\n  reg  rdAddr4;  // ufix1\n  wire rdAddrEndZero;\n  reg  [5:0] finalSumValidPipe_reg;  // ufix1 [6]\n  wire accumulate;\n  wire signed [32:0] accDataOut;  // sfix33_En29\n  wire signed [16:0] delayLineEnd0;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut0;  // sfix17_En13\n  reg signed [16:0] delayLineDataIn1_1;  // sfix17_En13\n  wire signed [16:0] delayLineEnd1;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut1;  // sfix17_En13\n  reg signed [16:0] delayLineDataIn2_1;  // sfix17_En13\n  wire signed [16:0] delayLineEnd2;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut2;  // sfix17_En13\n  reg signed [16:0] delayLineDataIn3_1;  // sfix17_En13\n  wire signed [16:0] delayLineEnd3;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut3;  // sfix17_En13\n  reg signed [16:0] delayLineDataIn4_1;  // sfix17_En13\n  wire signed [16:0] delayLineEnd4;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut4;  // sfix17_En13\n  reg signed [16:0] coeffTableOut3;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP3_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg3_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd5;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut5;  // sfix17_En13\n  reg signed [16:0] coeffTableOut2;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP2_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg2_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd6;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut6;  // sfix17_En13\n  reg signed [16:0] coeffTableOut1;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP1_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg1_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd7deadOut;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut7;  // sfix17_En13\n  reg signed [16:0] coeffTableOut0;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP0_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg0_1;  // sfix17_En16\n  wire signed [32:0] sumIn;  // sfix33_En29\n  wire signed [32:0] sumOut;  // sfix33_En29\n  wire signed [32:0] sumOut_0;  // sfix33_En29\n  wire signed [32:0] sumOut_1;  // sfix33_En29\n  wire signed [32:0] sumOut_2;  // sfix33_En29\n  reg signed [32:0] sumOutReg_1;  // sfix33_En29\n  reg signed [32:0] accDataOut_1;  // sfix33_En29\n  wire signed [32:0] accSwitchOut;  // sfix33_En29\n  wire signed [32:0] accAdderOut;  // sfix33_En29\n  wire signed [33:0] converterOut;  // sfix34_En29\n  reg signed [33:0] dout_re_1;  // sfix34_En29\n  wire signed [33:0] dataZero;  // sfix34_En29\n  reg  InputControl_out4_0;  // ufix1\n  reg [1:0] InputControl_add_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_0;  // ufix2\n  reg [1:0] InputControl_sub_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_1;  // ufix2\n  reg [1:0] InputControl_add_temp_2;  // ufix2\n  reg [1:0] InputControl_t_0_0;  // ufix2\n  reg [1:0] InputControl_t_1;  // ufix2\n  reg [1:0] InputControl_t_2_0;  // ufix2\n  reg [1:0] InputControl_t_3;  // ufix2\n  reg [1:0] InputControl_t_4;  // ufix2\n\n  initial begin\n    coeffTableRegP3_1 = 17'sb00000000000000000;\n    coeffTableRegP2_1 = 17'sb00000000000000000;\n    coeffTableRegP1_1 = 17'sb00000000000000000;\n    coeffTableRegP0_1 = 17'sb00000000000000000;\n  end\n\n  assign coeff = 17'sb00000000000000000;\n\n  assign haltProcess = 1'b0;\n\n  FirRdyLogic u_firRdyLogic (.clk(clk),\n                             .reset(reset),\n                             .enb(enb),\n                             .dinSwitch(filterInput),  // sfix17_En13\n                             .dinVldSwitch(ctrl),\n                             .coeff(coeff),  // sfix17_En13\n                             .haltProcess(haltProcess),\n                             .dinSM(dinSM),  // sfix17_En13\n                             .dinVldSM(dinVldSM)\n                             );\n\n  always @(posedge clk or posedge reset)\n    begin : rdCountReverse_process\n      if (reset == 1'b1) begin\n        rdCountReverse_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrCount_process\n      if (reset == 1'b1) begin\n        wrCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          wrCount_1 <= nextDelayLineWrAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdCount_process\n      if (reset == 1'b1) begin\n        rdCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCount_1 <= nextDelayLineRdAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : sharingCount_process\n      if (reset == 1'b1) begin\n        sharingCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          sharingCount_1 <= nextSharingCount;\n        end\n      end\n    end\n\n  // Input control counter combinatorial logic\n  always @(dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1) begin\n    InputControl_add_temp = 2'b00;\n    InputControl_add_temp_0 = 2'b00;\n    InputControl_sub_temp = 2'b00;\n    InputControl_add_temp_1 = 2'b00;\n    InputControl_add_temp_2 = 2'b00;\n    InputControl_t_0_0 = 2'b00;\n    InputControl_t_1 = 2'b00;\n    InputControl_t_2_0 = 2'b00;\n    InputControl_t_3 = 2'b00;\n    InputControl_t_4 = 2'b00;\n    delayLineValidInP = (sharingCount_1 == 1'b0) && (dinVldSM == 1'b1);\n    lastPhaseStrobe = sharingCount_1 == 1'b1;\n    if ((dinVldSM == 1'b1) || (sharingCount_1 > 1'b0)) begin\n      if (sharingCount_1 == 1'b1) begin\n        nextSharingCount = 1'b0;\n      end\n      else begin\n        InputControl_t_4 = {1'b0, sharingCount_1};\n        InputControl_add_temp = InputControl_t_4 + 2'b01;\n        nextSharingCount = InputControl_add_temp[0];\n      end\n    end\n    else begin\n      nextSharingCount = sharingCount_1;\n    end\n    if (dinVldSM == 1'b1) begin\n      if (wrCount_1 == 1'b1) begin\n        InputControl_out4_0 = 1'b0;\n      end\n      else begin\n        InputControl_t_3 = {1'b0, wrCount_1};\n        InputControl_add_temp_0 = InputControl_t_3 + 2'b01;\n        InputControl_out4_0 = InputControl_add_temp_0[0];\n      end\n    end\n    else begin\n      InputControl_out4_0 = wrCount_1;\n    end\n    if ((rdCount_1 != InputControl_out4_0) || (dinVldSM == 1'b1)) begin\n      if (rdCount_1 == 1'b0) begin\n        nextDelayLineRdAddr = 1'b1;\n      end\n      else begin\n        InputControl_t_2_0 = {1'b0, rdCount_1};\n        InputControl_sub_temp = InputControl_t_2_0 - 2'b01;\n        nextDelayLineRdAddr = InputControl_sub_temp[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddr = rdCount_1;\n    end\n    if ((sharingCount_1 > 1'b0) || (dinVldSM == 1'b1)) begin\n      if (sharingCount_1 == 1'b1) begin\n        if (wrCount_1 == 1'b1) begin\n          nextDelayLineRdAddrReverse = 1'b0;\n        end\n        else begin\n          InputControl_t_0_0 = {1'b0, wrCount_1};\n          InputControl_add_temp_2 = InputControl_t_0_0 + 2'b01;\n          nextDelayLineRdAddrReverse = InputControl_add_temp_2[0];\n        end\n      end\n      else if (rdCountReverse_1 == 1'b1) begin\n        nextDelayLineRdAddrReverse = 1'b0;\n      end\n      else begin\n        InputControl_t_1 = {1'b0, rdCountReverse_1};\n        InputControl_add_temp_1 = InputControl_t_1 + 2'b01;\n        nextDelayLineRdAddrReverse = InputControl_add_temp_1[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddrReverse = rdCountReverse_1;\n    end\n    nextDelayLineWrAddr = InputControl_out4_0;\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn0_process\n      if (reset == 1'b1) begin\n        delayLineShiftEnP <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEnP <= lastPhaseStrobe;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn1_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn1_1 <= delayLineShiftEnP;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn2_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn2_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn3_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn3_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn4_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn4_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : validOutLookahead_process\n      if (reset == 1'b1) begin\n        validOutLookahead_reg <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          validOutLookahead_reg[0] <= delayLineShiftEn4_1;\n          validOutLookahead_reg[32'sd6:32'sd1] <= validOutLookahead_reg[32'sd5:32'sd0];\n        end\n      end\n    end\n\n  assign validOutLookahead_1 = validOutLookahead_reg[6];\n\n  always @(posedge clk or posedge reset)\n    begin : vldOut_process\n      if (reset == 1'b1) begin\n        vldOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          vldOut_1 <= validOutLookahead_1;\n        end\n      end\n    end\n\n  assign notValid =  ~ vldOut_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_process\n      if (reset == 1'b1) begin\n        rdAddr0_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr0_1 <= sharingCount_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_2_process\n      if (reset == 1'b1) begin\n        rdAddr1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr1 <= rdAddr0_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr1_1_process\n      if (reset == 1'b1) begin\n        rdAddr2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr2 <= rdAddr1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr2_1_process\n      if (reset == 1'b1) begin\n        rdAddr3 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr3 <= rdAddr2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr3_1_process\n      if (reset == 1'b1) begin\n        rdAddr4 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr4 <= rdAddr3;\n        end\n      end\n    end\n\n  assign rdAddrEndZero =  ~ rdAddr4;\n\n  always @(posedge clk or posedge reset)\n    begin : finalSumValidPipe_process\n      if (reset == 1'b1) begin\n        finalSumValidPipe_reg <= {6{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          finalSumValidPipe_reg[0] <= rdAddrEndZero;\n          finalSumValidPipe_reg[32'sd5:32'sd1] <= finalSumValidPipe_reg[32'sd4:32'sd0];\n        end\n      end\n    end\n\n  assign accumulate = finalSumValidPipe_reg[5];\n\n  assign accDataOut = 33'sh000000000;\n\n  Addressable_Delay_Line u_delayLine0 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(dinSM),  // sfix17_En13\n                                       .wrEn(delayLineValidInP),\n                                       .rdAddr(rdAddr0_1),  // ufix1\n                                       .delayLineEnd(delayLineEnd0),  // sfix17_En13\n                                       .dataOut(delayLineDataOut0)  // sfix17_En13\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn1_process\n      if (reset == 1'b1) begin\n        delayLineDataIn1_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn1_1 <= delayLineEnd0;\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine1 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn1_1),  // sfix17_En13\n                                       .wrEn(delayLineShiftEn1_1),\n                                       .rdAddr(rdAddr1),  // ufix1\n                                       .delayLineEnd(delayLineEnd1),  // sfix17_En13\n                                       .dataOut(delayLineDataOut1)  // sfix17_En13\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn2_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn2_1 <= delayLineEnd1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine2 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn2_1),  // sfix17_En13\n                                       .wrEn(delayLineShiftEn2_1),\n                                       .rdAddr(rdAddr2),  // ufix1\n                                       .delayLineEnd(delayLineEnd2),  // sfix17_En13\n                                       .dataOut(delayLineDataOut2)  // sfix17_En13\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn3_process\n      if (reset == 1'b1) begin\n        delayLineDataIn3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn3_1 <= delayLineEnd2;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine3 (.clk(clk),\n                                             .reset(reset),\n                                             .enb(enb),\n                                             .dataIn(delayLineDataIn3_1),  // sfix17_En13\n                                             .wrEn(delayLineShiftEn3_1),\n                                             .rdAddr(rdAddr3),  // ufix1\n                                             .delayLineEnd(delayLineEnd3),  // sfix17_En13\n                                             .dataOut(delayLineDataOut3)  // sfix17_En13\n                                             );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn4_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn4_1 <= delayLineEnd3;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine4 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn4_1),  // sfix17_En13\n                                              .validIn(delayLineShiftEn4_1),\n                                              .lutaddr(rdAddr4),  // ufix1\n                                              .delayLineEnd(delayLineEnd4),  // sfix17_En13\n                                              .dataOut(delayLineDataOut4)  // sfix17_En13\n                                              );\n\n  // Coefficient table for multiplier3\n  always @(rdAddr3) begin\n    case ( rdAddr3)\n      1'b0 :\n        begin\n          coeffTableOut3 = 17'sb00100111110000101;\n        end\n      1'b1 :\n        begin\n          coeffTableOut3 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut3 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP3_process\n      if (enb) begin\n        coeffTableRegP3_1 <= coeffTableOut3;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg3_process\n      if (reset == 1'b1) begin\n        coeffTableReg3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg3_1 <= coeffTableRegP3_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block2 u_delayLine5 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineEnd4),  // sfix17_En13\n                                              .validIn(delayLineShiftEn3_1),\n                                              .rdAddr(rdAddr3),  // ufix1\n                                              .delayLineEnd(delayLineEnd5),  // sfix17_En13\n                                              .dataOut(delayLineDataOut5)  // sfix17_En13\n                                              );\n\n  // Coefficient table for multiplier2\n  always @(rdAddr2) begin\n    case ( rdAddr2)\n      1'b0 :\n        begin\n          coeffTableOut2 = 17'sb00000100010110100;\n        end\n      1'b1 :\n        begin\n          coeffTableOut2 = 17'sb11110101000111110;\n        end\n      default :\n        begin\n          coeffTableOut2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP2_process\n      if (enb) begin\n        coeffTableRegP2_1 <= coeffTableOut2;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg2_process\n      if (reset == 1'b1) begin\n        coeffTableReg2_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg2_1 <= coeffTableRegP2_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block2 u_delayLine6 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineEnd5),  // sfix17_En13\n                                              .validIn(delayLineShiftEn2_1),\n                                              .rdAddr(rdAddr2),  // ufix1\n                                              .delayLineEnd(delayLineEnd6),  // sfix17_En13\n                                              .dataOut(delayLineDataOut6)  // sfix17_En13\n                                              );\n\n  // Coefficient table for multiplier1\n  always @(rdAddr1) begin\n    case ( rdAddr1)\n      1'b0 :\n        begin\n          coeffTableOut1 = 17'sb00000000100000101;\n        end\n      1'b1 :\n        begin\n          coeffTableOut1 = 17'sb11111110010110111;\n        end\n      default :\n        begin\n          coeffTableOut1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP1_process\n      if (enb) begin\n        coeffTableRegP1_1 <= coeffTableOut1;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg1_process\n      if (reset == 1'b1) begin\n        coeffTableReg1_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg1_1 <= coeffTableRegP1_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block2 u_delayLine7 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineEnd6),  // sfix17_En13\n                                              .validIn(delayLineShiftEn1_1),\n                                              .rdAddr(rdAddr1),  // ufix1\n                                              .delayLineEnd(delayLineEnd7deadOut),  // sfix17_En13\n                                              .dataOut(delayLineDataOut7)  // sfix17_En13\n                                              );\n\n  // Coefficient table for multiplier0\n  always @(rdAddr0_1) begin\n    case ( rdAddr0_1)\n      1'b0 :\n        begin\n          coeffTableOut0 = 17'sb00000000000000111;\n        end\n      1'b1 :\n        begin\n          coeffTableOut0 = 17'sb11111111111000101;\n        end\n      default :\n        begin\n          coeffTableOut0 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP0_process\n      if (enb) begin\n        coeffTableRegP0_1 <= coeffTableOut0;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg0_process\n      if (reset == 1'b1) begin\n        coeffTableReg0_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg0_1 <= coeffTableRegP0_1;\n        end\n      end\n    end\n\n  assign sumIn = 33'sh000000000;\n\n  FilterTapSystolicPreAdd u_filterTap0 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .din_re(delayLineDataOut0),  // sfix17_En13\n                                        .preAddIn(delayLineDataOut7),  // sfix17_En13\n                                        .coeff(coeffTableReg0_1),  // sfix17_En16\n                                        .sumIn(sumIn),  // sfix33_En29\n                                        .sumOut(sumOut)  // sfix33_En29\n                                        );\n\n  FilterTapSystolicPreAdd u_filterTap1 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .din_re(delayLineDataOut1),  // sfix17_En13\n                                        .preAddIn(delayLineDataOut6),  // sfix17_En13\n                                        .coeff(coeffTableReg1_1),  // sfix17_En16\n                                        .sumIn(sumOut),  // sfix33_En29\n                                        .sumOut(sumOut_0)  // sfix33_En29\n                                        );\n\n  FilterTapSystolicPreAdd u_filterTap2 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .din_re(delayLineDataOut2),  // sfix17_En13\n                                        .preAddIn(delayLineDataOut5),  // sfix17_En13\n                                        .coeff(coeffTableReg2_1),  // sfix17_En16\n                                        .sumIn(sumOut_0),  // sfix33_En29\n                                        .sumOut(sumOut_1)  // sfix33_En29\n                                        );\n\n  FilterTapSystolicPreAdd u_filterTap3 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .din_re(delayLineDataOut3),  // sfix17_En13\n                                        .preAddIn(delayLineDataOut4),  // sfix17_En13\n                                        .coeff(coeffTableReg3_1),  // sfix17_En16\n                                        .sumIn(sumOut_1),  // sfix33_En29\n                                        .sumOut(sumOut_2)  // sfix33_En29\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : sumOutReg_process\n      if (reset == 1'b1) begin\n        sumOutReg_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          sumOutReg_1 <= sumOut_2;\n        end\n      end\n    end\n\n  assign accSwitchOut = (accumulate == 1'b0 ? accDataOut_1 :\n              accDataOut);\n\n  assign accAdderOut = accSwitchOut + sumOutReg_1;\n\n  always @(posedge clk or posedge reset)\n    begin : accDataOut_2_process\n      if (reset == 1'b1) begin\n        accDataOut_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          accDataOut_1 <= accAdderOut;\n        end\n      end\n    end\n\n  assign converterOut = {accDataOut_1[32], accDataOut_1};\n\n  always @(posedge clk or posedge reset)\n    begin : dout_re_process\n      if (reset == 1'b1) begin\n        dout_re_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb && validOutLookahead_1) begin\n          dout_re_1 <= converterOut;\n        end\n      end\n    end\n\n  assign dataZero = 34'sh000000000;\n\n  assign subfilterOutTmp_1 = (notValid == 1'b0 ? dout_re_1 :\n              dataZero);\n\nendmodule  // FIRPartlySerial\n\n"},{"name":"FirRdyLogic_block.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic_block.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FirRdyLogic_block\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FirRdyLogic_block\n          (clk,\n           reset,\n           enb,\n           dinSwitch,\n           dinVldSwitch,\n           coeff,\n           haltProcess,\n           dinSM,\n           dinVldSM);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dinSwitch;  // sfix17_En13\n  input   dinVldSwitch;\n  input   signed [16:0] coeff;  // sfix17_En13\n  input   haltProcess;\n  output  signed [16:0] dinSM;  // sfix17_En13\n  output  dinVldSM;\n\n\n  wire syncReset;\n  reg  firRdy_state;  // ufix1\n  reg  firRdy_readyReg;\n  reg  firRdy_count;  // ufix1\n  reg  firRdy_state_next;  // ufix1\n  reg  firRdy_readyReg_next;\n  reg  firRdy_count_next;  // ufix1\n  reg  readySM;\n  reg signed [16:0] dinSM_1;  // sfix17_En13\n  reg  dinVldSM_1;\n  reg signed [16:0] coeffS;  // sfix17_En13\n  reg  firRdy_out2_0;\n  reg [1:0] firRdy_add_temp;  // ufix2\n  reg [1:0] firRdy_t_0_0;  // ufix2\n\n\n  assign syncReset = 1'b0;\n\n  // rdyLogic\n  always @(posedge clk or posedge reset)\n    begin : firRdy_process\n      if (reset == 1'b1) begin\n        firRdy_state <= 1'b0;\n        firRdy_readyReg <= 1'b1;\n        firRdy_count <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          firRdy_state <= firRdy_state_next;\n          firRdy_readyReg <= firRdy_readyReg_next;\n          firRdy_count <= firRdy_count_next;\n        end\n      end\n    end\n\n  always @(coeff, dinSwitch, dinVldSwitch, firRdy_count, firRdy_readyReg, firRdy_state,\n       haltProcess, syncReset) begin\n    firRdy_add_temp = 2'b00;\n    firRdy_t_0_0 = 2'b00;\n    firRdy_count_next = firRdy_count;\n    if (( ! haltProcess) && ( ! syncReset)) begin\n      case ( firRdy_state)\n        1'b0 :\n          begin\n            dinSM_1 = dinSwitch;\n            firRdy_out2_0 = dinVldSwitch;\n            coeffS = coeff;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n            if (dinVldSwitch) begin\n              firRdy_state_next = 1'b1;\n              firRdy_readyReg_next = 1'b0;\n            end\n          end\n        1'b1 :\n          begin\n            firRdy_readyReg_next = 1'b1;\n            firRdy_state_next = 1'b0;\n            dinSM_1 = 17'sb00000000000000000;\n            coeffS = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n          end\n        default :\n          begin\n            dinSM_1 = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n            coeffS = 17'sb00000000000000000;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n          end\n      endcase\n    end\n    else begin\n      firRdy_state_next = 1'b0;\n      firRdy_readyReg_next = 1'b0;\n      dinSM_1 = 17'sb00000000000000000;\n      firRdy_out2_0 = 1'b0;\n      coeffS = 17'sb00000000000000000;\n    end\n    if ((dinVldSwitch || (firRdy_count > 1'b0)) || firRdy_out2_0) begin\n      if ((( ~ firRdy_count) || haltProcess) || syncReset) begin\n        firRdy_count_next = 1'b0;\n      end\n      else begin\n        firRdy_t_0_0 = {1'b0, firRdy_count};\n        firRdy_add_temp = firRdy_t_0_0 + 2'b01;\n        firRdy_count_next = firRdy_add_temp[0];\n      end\n    end\n    readySM = firRdy_readyReg;\n    dinVldSM_1 = firRdy_out2_0;\n  end\n\n  assign dinSM = dinSM_1;\n\n  assign dinVldSM = dinVldSM_1;\n\nendmodule  // FirRdyLogic_block\n\n"},{"name":"Addressable_Delay_Line_block3.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block3.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block3\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block3\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           delayLineEnd);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En13\n  input   wrEn;\n  output  signed [16:0] delayLineEnd;  // sfix17_En13\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En13\n  reg signed [16:0] delayedSignals1;  // sfix17_En13\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delay1_process\n      if (reset == 1'b1) begin\n        delayedSignals1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals1 <= delayedSignals0;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals1;\n\nendmodule  // Addressable_Delay_Line_block3\n\n"},{"name":"Addressable_Delay_Line_block4.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block4.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block4\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable Delay Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block4\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           rdAddr,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En13\n  input   validIn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] dataOut;  // sfix17_En13\n\n\n  wire rdCompare;\n  reg signed [16:0] delayedSignals0;  // sfix17_En13\n  wire signed [16:0] ZEROCONST;  // sfix17_En13\n  wire signed [16:0] switchDataOut;  // sfix17_En13\n  reg signed [16:0] dataOut_1;  // sfix17_En13\n\n\n  assign rdCompare = rdAddr > 1'b0;\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  assign ZEROCONST = 17'sb00000000000000000;\n\n  assign switchDataOut = (rdCompare == 1'b0 ? delayedSignals0 :\n              ZEROCONST);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block4\n\n"},{"name":"FIRPartlySerial_block.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial_block.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FIRPartlySerial_block\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FIRPartlySerial_block\n          (clk,\n           reset,\n           enb,\n           filterInput,\n           ctrl,\n           subfilterOutTmp_2,\n           subfilterOutTmp_vld2);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] filterInput;  // sfix17_En13\n  input   ctrl;\n  output  signed [33:0] subfilterOutTmp_2;  // sfix34_En29\n  output  subfilterOutTmp_vld2;\n\n\n  wire signed [16:0] coeff;  // sfix17_En13\n  wire haltProcess;\n  wire signed [16:0] dinSM;  // sfix17_En13\n  wire dinVldSM;\n  reg  nextDelayLineRdAddrReverse;  // ufix1\n  reg  rdCountReverse_1;  // ufix1\n  reg  nextDelayLineWrAddr;  // ufix1\n  reg  wrCount_1;  // ufix1\n  reg  nextDelayLineRdAddr;  // ufix1\n  reg  rdCount_1;  // ufix1\n  reg  nextSharingCount;  // ufix1\n  reg  sharingCount_1;  // ufix1\n  reg  delayLineValidInP;\n  reg  lastPhaseStrobe;\n  reg  delayLineShiftEnP;\n  reg  delayLineShiftEn1_1;\n  reg  delayLineShiftEn2_1;\n  reg  delayLineShiftEn3_1;\n  reg  delayLineShiftEn4_1;\n  reg  [6:0] validOutLookahead_reg;  // ufix1 [7]\n  wire validOutLookahead_1;\n  reg  vldOut_1;\n  wire notValid;\n  reg  rdAddr0_1;  // ufix1\n  reg  rdAddr1;  // ufix1\n  reg  rdAddr2;  // ufix1\n  reg  rdAddr3;  // ufix1\n  reg  rdAddr4;  // ufix1\n  wire rdAddrEndZero;\n  reg  [5:0] finalSumValidPipe_reg;  // ufix1 [6]\n  wire accumulate;\n  wire signed [32:0] accDataOut;  // sfix33_En29\n  reg signed [16:0] coeffTableOut3;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP3_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg3_1;  // sfix17_En16\n  wire coeffNonZero;\n  wire signed [33:0] gainOut;  // sfix34_En29\n  wire signed [16:0] delayLineEnd0;  // sfix17_En13\n  reg signed [16:0] delayLineDataIn1_1;  // sfix17_En13\n  wire signed [16:0] delayLineEnd1;  // sfix17_En13\n  reg signed [16:0] delayLineDataIn2_1;  // sfix17_En13\n  wire signed [16:0] delayLineEnd2;  // sfix17_En13\n  reg signed [16:0] delayLineDataIn3_1;  // sfix17_En13\n  wire signed [16:0] delayLineDataOut3;  // sfix17_En13\n  wire signed [33:0] gainOut_1;  // sfix34_En29\n  reg signed [33:0] gainOutDB;  // sfix34_En29\n  wire signed [33:0] gainOutSwitch;  // sfix34_En29\n  reg signed [33:0] filterDelay_reg [0:3];  // sfix34 [4]\n  reg signed [33:0] filterDelay_reg_next [0:3];  // sfix34_En29 [4]\n  reg signed [33:0] gainOutREG;  // sfix34_En29\n  wire signed [32:0] sumOut_2;  // sfix33_En29\n  reg signed [32:0] sumOutReg_1;  // sfix33_En29\n  reg signed [32:0] accDataOut_1;  // sfix33_En29\n  wire signed [32:0] accSwitchOut;  // sfix33_En29\n  wire signed [32:0] accAdderOut;  // sfix33_En29\n  wire signed [33:0] converterOut;  // sfix34_En29\n  reg signed [33:0] dout_re_1;  // sfix34_En29\n  wire signed [33:0] dataZero;  // sfix34_En29\n  reg  InputControl_out4_0;  // ufix1\n  reg [1:0] InputControl_add_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_0;  // ufix2\n  reg [1:0] InputControl_sub_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_1;  // ufix2\n  reg [1:0] InputControl_add_temp_2;  // ufix2\n  reg [1:0] InputControl_t_0_0;  // ufix2\n  reg [1:0] InputControl_t_1;  // ufix2\n  reg [1:0] InputControl_t_2_0;  // ufix2\n  reg [1:0] InputControl_t_3;  // ufix2\n  reg [1:0] InputControl_t_4;  // ufix2\n  reg signed [31:0] filterDelay_t_0_0;  // int32\n  reg signed [31:0] filterDelay_t_0_1;  // int32\n  reg signed [31:0] filterDelay_t_1;  // int32\n\n  initial begin\n    coeffTableRegP3_1 = 17'sb00000000000000000;\n  end\n\n  assign coeff = 17'sb00000000000000000;\n\n  assign haltProcess = 1'b0;\n\n  FirRdyLogic_block u_firRdyLogic (.clk(clk),\n                                   .reset(reset),\n                                   .enb(enb),\n                                   .dinSwitch(filterInput),  // sfix17_En13\n                                   .dinVldSwitch(ctrl),\n                                   .coeff(coeff),  // sfix17_En13\n                                   .haltProcess(haltProcess),\n                                   .dinSM(dinSM),  // sfix17_En13\n                                   .dinVldSM(dinVldSM)\n                                   );\n\n  always @(posedge clk or posedge reset)\n    begin : rdCountReverse_process\n      if (reset == 1'b1) begin\n        rdCountReverse_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrCount_process\n      if (reset == 1'b1) begin\n        wrCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          wrCount_1 <= nextDelayLineWrAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdCount_process\n      if (reset == 1'b1) begin\n        rdCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCount_1 <= nextDelayLineRdAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : sharingCount_process\n      if (reset == 1'b1) begin\n        sharingCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          sharingCount_1 <= nextSharingCount;\n        end\n      end\n    end\n\n  // Input control counter combinatorial logic\n  always @(dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1) begin\n    InputControl_add_temp = 2'b00;\n    InputControl_add_temp_0 = 2'b00;\n    InputControl_sub_temp = 2'b00;\n    InputControl_add_temp_1 = 2'b00;\n    InputControl_add_temp_2 = 2'b00;\n    InputControl_t_0_0 = 2'b00;\n    InputControl_t_1 = 2'b00;\n    InputControl_t_2_0 = 2'b00;\n    InputControl_t_3 = 2'b00;\n    InputControl_t_4 = 2'b00;\n    delayLineValidInP = (sharingCount_1 == 1'b0) && (dinVldSM == 1'b1);\n    lastPhaseStrobe = sharingCount_1 == 1'b1;\n    if ((dinVldSM == 1'b1) || (sharingCount_1 > 1'b0)) begin\n      if (sharingCount_1 == 1'b1) begin\n        nextSharingCount = 1'b0;\n      end\n      else begin\n        InputControl_t_4 = {1'b0, sharingCount_1};\n        InputControl_add_temp = InputControl_t_4 + 2'b01;\n        nextSharingCount = InputControl_add_temp[0];\n      end\n    end\n    else begin\n      nextSharingCount = sharingCount_1;\n    end\n    if (dinVldSM == 1'b1) begin\n      if (wrCount_1 == 1'b1) begin\n        InputControl_out4_0 = 1'b0;\n      end\n      else begin\n        InputControl_t_3 = {1'b0, wrCount_1};\n        InputControl_add_temp_0 = InputControl_t_3 + 2'b01;\n        InputControl_out4_0 = InputControl_add_temp_0[0];\n      end\n    end\n    else begin\n      InputControl_out4_0 = wrCount_1;\n    end\n    if ((rdCount_1 != InputControl_out4_0) || (dinVldSM == 1'b1)) begin\n      if (rdCount_1 == 1'b0) begin\n        nextDelayLineRdAddr = 1'b1;\n      end\n      else begin\n        InputControl_t_2_0 = {1'b0, rdCount_1};\n        InputControl_sub_temp = InputControl_t_2_0 - 2'b01;\n        nextDelayLineRdAddr = InputControl_sub_temp[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddr = rdCount_1;\n    end\n    if ((sharingCount_1 > 1'b0) || (dinVldSM == 1'b1)) begin\n      if (sharingCount_1 == 1'b1) begin\n        if (wrCount_1 == 1'b1) begin\n          nextDelayLineRdAddrReverse = 1'b0;\n        end\n        else begin\n          InputControl_t_0_0 = {1'b0, wrCount_1};\n          InputControl_add_temp_2 = InputControl_t_0_0 + 2'b01;\n          nextDelayLineRdAddrReverse = InputControl_add_temp_2[0];\n        end\n      end\n      else if (rdCountReverse_1 == 1'b1) begin\n        nextDelayLineRdAddrReverse = 1'b0;\n      end\n      else begin\n        InputControl_t_1 = {1'b0, rdCountReverse_1};\n        InputControl_add_temp_1 = InputControl_t_1 + 2'b01;\n        nextDelayLineRdAddrReverse = InputControl_add_temp_1[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddrReverse = rdCountReverse_1;\n    end\n    nextDelayLineWrAddr = InputControl_out4_0;\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn0_process\n      if (reset == 1'b1) begin\n        delayLineShiftEnP <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEnP <= lastPhaseStrobe;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn1_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn1_1 <= delayLineShiftEnP;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn2_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn2_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn3_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn3_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn4_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn4_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : validOutLookahead_process\n      if (reset == 1'b1) begin\n        validOutLookahead_reg <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          validOutLookahead_reg[0] <= delayLineShiftEn4_1;\n          validOutLookahead_reg[32'sd6:32'sd1] <= validOutLookahead_reg[32'sd5:32'sd0];\n        end\n      end\n    end\n\n  assign validOutLookahead_1 = validOutLookahead_reg[6];\n\n  always @(posedge clk or posedge reset)\n    begin : vldOut_process\n      if (reset == 1'b1) begin\n        vldOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          vldOut_1 <= validOutLookahead_1;\n        end\n      end\n    end\n\n  assign notValid =  ~ vldOut_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_process\n      if (reset == 1'b1) begin\n        rdAddr0_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr0_1 <= sharingCount_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_2_process\n      if (reset == 1'b1) begin\n        rdAddr1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr1 <= rdAddr0_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr1_1_process\n      if (reset == 1'b1) begin\n        rdAddr2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr2 <= rdAddr1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr2_1_process\n      if (reset == 1'b1) begin\n        rdAddr3 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr3 <= rdAddr2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr3_1_process\n      if (reset == 1'b1) begin\n        rdAddr4 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr4 <= rdAddr3;\n        end\n      end\n    end\n\n  assign rdAddrEndZero =  ~ rdAddr4;\n\n  always @(posedge clk or posedge reset)\n    begin : finalSumValidPipe_process\n      if (reset == 1'b1) begin\n        finalSumValidPipe_reg <= {6{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          finalSumValidPipe_reg[0] <= rdAddrEndZero;\n          finalSumValidPipe_reg[32'sd5:32'sd1] <= finalSumValidPipe_reg[32'sd4:32'sd0];\n        end\n      end\n    end\n\n  assign accumulate = finalSumValidPipe_reg[5];\n\n  assign accDataOut = 33'sh000000000;\n\n  // Coefficient table for multiplier3\n  always @(rdAddr3) begin\n    case ( rdAddr3)\n      1'b0 :\n        begin\n          coeffTableOut3 = 17'sb01000000000000000;\n        end\n      1'b1 :\n        begin\n          coeffTableOut3 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut3 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP3_process\n      if (enb) begin\n        coeffTableRegP3_1 <= coeffTableOut3;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg3_process\n      if (reset == 1'b1) begin\n        coeffTableReg3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg3_1 <= coeffTableRegP3_1;\n        end\n      end\n    end\n\n  assign coeffNonZero = coeffTableReg3_1 != 17'sb00000000000000000;\n\n  assign gainOut = 34'sh000000000;\n\n  Addressable_Delay_Line_block3 u_delayLine0 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(dinSM),  // sfix17_En13\n                                              .wrEn(delayLineValidInP),\n                                              .delayLineEnd(delayLineEnd0)  // sfix17_En13\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn1_process\n      if (reset == 1'b1) begin\n        delayLineDataIn1_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn1_1 <= delayLineEnd0;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block3 u_delayLine1 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn1_1),  // sfix17_En13\n                                              .wrEn(delayLineShiftEn1_1),\n                                              .delayLineEnd(delayLineEnd1)  // sfix17_En13\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn2_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn2_1 <= delayLineEnd1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block3 u_delayLine2 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn2_1),  // sfix17_En13\n                                              .wrEn(delayLineShiftEn2_1),\n                                              .delayLineEnd(delayLineEnd2)  // sfix17_En13\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn3_process\n      if (reset == 1'b1) begin\n        delayLineDataIn3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn3_1 <= delayLineEnd2;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block4 u_delayLine3 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn3_1),  // sfix17_En13\n                                              .validIn(delayLineShiftEn3_1),\n                                              .rdAddr(rdAddr3),  // ufix1\n                                              .dataOut(delayLineDataOut3)  // sfix17_En13\n                                              );\n\n  assign gainOut_1 = {{2{delayLineDataOut3[16]}}, {delayLineDataOut3, 15'b000000000000000}};\n\n  always @(posedge clk or posedge reset)\n    begin : filterDelay_process\n      if (reset == 1'b1) begin\n        gainOutDB <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          gainOutDB <= gainOut_1;\n        end\n      end\n    end\n\n  assign gainOutSwitch = (coeffNonZero == 1'b0 ? gainOut :\n              gainOutDB);\n\n  always @(posedge clk or posedge reset)\n    begin : filterDelay_1_process\n      if (reset == 1'b1) begin\n        for(filterDelay_t_1 = 32'sd0; filterDelay_t_1 <= 32'sd3; filterDelay_t_1 = filterDelay_t_1 + 32'sd1) begin\n          filterDelay_reg[filterDelay_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(filterDelay_t_0_1 = 32'sd0; filterDelay_t_0_1 <= 32'sd3; filterDelay_t_0_1 = filterDelay_t_0_1 + 32'sd1) begin\n            filterDelay_reg[filterDelay_t_0_1] <= filterDelay_reg_next[filterDelay_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    gainOutREG = filterDelay_reg[3];\n    filterDelay_reg_next[0] = gainOutSwitch;\n\n    for(filterDelay_t_0_0 = 32'sd0; filterDelay_t_0_0 <= 32'sd2; filterDelay_t_0_0 = filterDelay_t_0_0 + 32'sd1) begin\n      filterDelay_reg_next[filterDelay_t_0_0 + 32'sd1] = filterDelay_reg[filterDelay_t_0_0];\n    end\n\n  end\n\n  assign sumOut_2 = gainOutREG[32:0];\n\n  always @(posedge clk or posedge reset)\n    begin : sumOutReg_process\n      if (reset == 1'b1) begin\n        sumOutReg_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          sumOutReg_1 <= sumOut_2;\n        end\n      end\n    end\n\n  assign accSwitchOut = (accumulate == 1'b0 ? accDataOut_1 :\n              accDataOut);\n\n  assign accAdderOut = accSwitchOut + sumOutReg_1;\n\n  always @(posedge clk or posedge reset)\n    begin : accDataOut_2_process\n      if (reset == 1'b1) begin\n        accDataOut_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          accDataOut_1 <= accAdderOut;\n        end\n      end\n    end\n\n  assign converterOut = {accDataOut_1[32], accDataOut_1};\n\n  always @(posedge clk or posedge reset)\n    begin : dout_re_process\n      if (reset == 1'b1) begin\n        dout_re_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb && validOutLookahead_1) begin\n          dout_re_1 <= converterOut;\n        end\n      end\n    end\n\n  assign dataZero = 34'sh000000000;\n\n  assign subfilterOutTmp_2 = (notValid == 1'b0 ? dout_re_1 :\n              dataZero);\n\n  assign subfilterOutTmp_vld2 = vldOut_1;\n\nendmodule  // FIRPartlySerial_block\n\n"},{"name":"sumTree_firdecim.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\sumTree_firdecim.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: sumTree_firdecim\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/sumTree_firdecim\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule sumTree_firdecim\n          (clk,\n           reset,\n           enb,\n           accIn_0,\n           accIn_1,\n           subfilterOut_vld2,\n           accOut,\n           accOutVld);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [33:0] accIn_0;  // sfix34_En29\n  input   signed [33:0] accIn_1;  // sfix34_En29\n  input   subfilterOut_vld2;\n  output  signed [15:0] accOut;  // sfix16_En12\n  output  accOutVld;\n\n\n  wire signed [33:0] accS_1;  // sfix34_En29\n  reg signed [33:0] accReg_1;  // sfix34_En29\n  wire signed [15:0] dout_cast;  // sfix16_En12\n  reg signed [15:0] accOut_1;  // sfix16_En12\n  reg  [1:0] intdelay_reg;  // ufix1 [2]\n\n\n  assign accS_1 = accIn_0 + accIn_1;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        accReg_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          accReg_1 <= accS_1;\n        end\n      end\n    end\n\n  assign dout_cast = accReg_1[32:17];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        accOut_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          accOut_1 <= dout_cast;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        intdelay_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          intdelay_reg[0] <= subfilterOut_vld2;\n          intdelay_reg[1] <= intdelay_reg[0];\n        end\n      end\n    end\n\n  assign accOutVld = intdelay_reg[1];\n\n  assign accOut = accOut_1;\n\nendmodule  // sumTree_firdecim\n\n"},{"name":"HBF1.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\HBF1.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: HBF1\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1\n// Hierarchy Level: 1\n// Model version: 17.90\n// \n// HDL FIR Decimation\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule HBF1\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dataIn;  // sfix16_En13\n  input   validIn;\n  output  signed [15:0] dataOut;  // sfix16_En12\n  output  validOut;\n\n\n  wire syncReset;\n  wire ctrl;\n  wire ready;\n  wire vldAndRdy;\n  wire signed [16:0] dataIn_cast;  // sfix17_En13\n  reg signed [16:0] delayLine;  // sfix17_En13\n  wire signed [33:0] subfilterOutTmp_1;  // sfix34_En29\n  wire vldAndRdy_1;\n  reg signed [16:0] delayLine_1;  // sfix17_En13\n  wire signed [33:0] subfilterOutTmp_2;  // sfix34_En29\n  wire subfilterOutTmp_vld2;\n  wire signed [15:0] accOut;  // sfix16_En12\n  wire accOutVld;\n  wire signed [15:0] ZERO_OUT;  // sfix16_En12\n  wire signed [15:0] muxOut;  // sfix16_En12\n  reg signed [15:0] dataOut_1;  // sfix16_En12\n  reg  validOut_1;\n\n\n  assign syncReset = 1'b0;\n\n  partlySerialCtrl u_partlySerialCtrl (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .validIn(validIn),\n                                       .ctrl(ctrl),\n                                       .ready(ready)\n                                       );\n\n  assign vldAndRdy = validIn & ready;\n\n  assign dataIn_cast = {dataIn[15], dataIn};\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        delayLine <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLine <= 17'sb00000000000000000;\n          end\n          else begin\n            if (vldAndRdy) begin\n              delayLine <= dataIn_cast;\n            end\n          end\n        end\n      end\n    end\n\n  FIRPartlySerial u_FIRDecim_phase_1 (.clk(clk),\n                                      .reset(reset),\n                                      .enb(enb),\n                                      .filterInput(delayLine),  // sfix17_En13\n                                      .ctrl(ctrl),\n                                      .subfilterOutTmp_1(subfilterOutTmp_1)  // sfix34_En29\n                                      );\n\n  assign vldAndRdy_1 = validIn & ready;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        delayLine_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLine_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            if (vldAndRdy_1) begin\n              delayLine_1 <= delayLine;\n            end\n          end\n        end\n      end\n    end\n\n  FIRPartlySerial_block u_FIRDecim_phase_2 (.clk(clk),\n                                            .reset(reset),\n                                            .enb(enb),\n                                            .filterInput(delayLine_1),  // sfix17_En13\n                                            .ctrl(ctrl),\n                                            .subfilterOutTmp_2(subfilterOutTmp_2),  // sfix34_En29\n                                            .subfilterOutTmp_vld2(subfilterOutTmp_vld2)\n                                            );\n\n  sumTree_firdecim u_FirDecimAccum_2 (.clk(clk),\n                                      .reset(reset),\n                                      .enb(enb),\n                                      .accIn_0(subfilterOutTmp_1),  // sfix34_En29\n                                      .accIn_1(subfilterOutTmp_2),  // sfix34_En29\n                                      .subfilterOut_vld2(subfilterOutTmp_vld2),\n                                      .accOut(accOut),  // sfix16_En12\n                                      .accOutVld(accOutVld)\n                                      );\n\n  assign ZERO_OUT = 16'sb0000000000000000;\n\n  assign muxOut = (accOutVld == 1'b0 ? ZERO_OUT :\n              accOut);\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dataOut_1 <= 16'sb0000000000000000;\n          end\n          else begin\n            dataOut_1 <= muxOut;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        validOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            validOut_1 <= 1'b0;\n          end\n          else begin\n            validOut_1 <= accOutVld;\n          end\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\n  assign validOut = validOut_1;\n\nendmodule  // HBF1\n\n"},{"name":"partlySerialCtrl_block.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\partlySerialCtrl_block.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: partlySerialCtrl_block\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/partlySerialCtrl\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule partlySerialCtrl_block\n          (clk,\n           reset,\n           enb,\n           validIn,\n           ctrl,\n           ready);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   validIn;\n  output  ctrl;\n  output  ready;\n\n\n  reg [1:0] CtrlLogic_inputCnt;  // ufix2\n  reg  CtrlLogic_state;  // ufix1\n  reg  CtrlLogic_vldOutReg;\n  reg  CtrlLogic_rdyReg;\n  reg [1:0] CtrlLogic_inputCnt_next;  // ufix2\n  reg  CtrlLogic_state_next;  // ufix1\n  reg  CtrlLogic_vldOutReg_next;\n  reg  CtrlLogic_rdyReg_next;\n  reg  ctrl_1;\n  reg  ready_1;\n\n\n  // CtrlLogic\n  always @(posedge clk or posedge reset)\n    begin : CtrlLogic_process\n      if (reset == 1'b1) begin\n        CtrlLogic_inputCnt <= 2'b00;\n        CtrlLogic_state <= 1'b0;\n        CtrlLogic_vldOutReg <= 1'b0;\n        CtrlLogic_rdyReg <= 1'b1;\n      end\n      else begin\n        if (enb) begin\n          CtrlLogic_inputCnt <= CtrlLogic_inputCnt_next;\n          CtrlLogic_state <= CtrlLogic_state_next;\n          CtrlLogic_vldOutReg <= CtrlLogic_vldOutReg_next;\n          CtrlLogic_rdyReg <= CtrlLogic_rdyReg_next;\n        end\n      end\n    end\n\n  always @(CtrlLogic_inputCnt, CtrlLogic_rdyReg, CtrlLogic_state, CtrlLogic_vldOutReg,\n       validIn) begin\n    CtrlLogic_inputCnt_next = CtrlLogic_inputCnt;\n    case ( CtrlLogic_state)\n      1'b0 :\n        begin\n          CtrlLogic_state_next = 1'b0;\n          CtrlLogic_inputCnt_next = 2'b00;\n          CtrlLogic_vldOutReg_next = 1'b0;\n          if (validIn && CtrlLogic_rdyReg) begin\n            CtrlLogic_state_next = 1'b1;\n            CtrlLogic_inputCnt_next = 2'b01;\n          end\n        end\n      1'b1 :\n        begin\n          CtrlLogic_state_next = 1'b1;\n          CtrlLogic_vldOutReg_next = 1'b0;\n          if (validIn && CtrlLogic_rdyReg) begin\n            if (CtrlLogic_inputCnt == 2'b01) begin\n              CtrlLogic_vldOutReg_next = 1'b1;\n              CtrlLogic_inputCnt_next = 2'b00;\n              CtrlLogic_state_next = 1'b0;\n            end\n            else begin\n              CtrlLogic_inputCnt_next = CtrlLogic_inputCnt + 2'b01;\n            end\n          end\n        end\n      default :\n        begin\n          CtrlLogic_state_next = 1'b0;\n          CtrlLogic_inputCnt_next = 2'b00;\n          CtrlLogic_vldOutReg_next = 1'b0;\n        end\n    endcase\n    CtrlLogic_rdyReg_next = 1'b1;\n    ctrl_1 = CtrlLogic_vldOutReg;\n    ready_1 = CtrlLogic_rdyReg;\n  end\n\n  assign ctrl = ctrl_1;\n\n  assign ready = ready_1;\n\nendmodule  // partlySerialCtrl_block\n\n"},{"name":"FirRdyLogic_block1.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic_block1.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FirRdyLogic_block1\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FirRdyLogic_block1\n          (clk,\n           reset,\n           enb,\n           dinSwitch,\n           dinVldSwitch,\n           coeff,\n           haltProcess,\n           dinSM,\n           dinVldSM);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dinSwitch;  // sfix17_En12\n  input   dinVldSwitch;\n  input   signed [16:0] coeff;  // sfix17_En12\n  input   haltProcess;\n  output  signed [16:0] dinSM;  // sfix17_En12\n  output  dinVldSM;\n\n\n  wire syncReset;\n  reg  firRdy_state;  // ufix1\n  reg  firRdy_readyReg;\n  reg  firRdy_count;  // ufix1\n  reg  firRdy_state_next;  // ufix1\n  reg  firRdy_readyReg_next;\n  reg  firRdy_count_next;  // ufix1\n  reg  readySM;\n  reg signed [16:0] dinSM_1;  // sfix17_En12\n  reg  dinVldSM_1;\n  reg signed [16:0] coeffS;  // sfix17_En12\n  reg  firRdy_out2_0;\n  reg [1:0] firRdy_add_temp;  // ufix2\n  reg [1:0] firRdy_t_0_0;  // ufix2\n\n\n  assign syncReset = 1'b0;\n\n  // rdyLogic\n  always @(posedge clk or posedge reset)\n    begin : firRdy_process\n      if (reset == 1'b1) begin\n        firRdy_state <= 1'b0;\n        firRdy_readyReg <= 1'b1;\n        firRdy_count <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          firRdy_state <= firRdy_state_next;\n          firRdy_readyReg <= firRdy_readyReg_next;\n          firRdy_count <= firRdy_count_next;\n        end\n      end\n    end\n\n  always @(coeff, dinSwitch, dinVldSwitch, firRdy_count, firRdy_readyReg, firRdy_state,\n       haltProcess, syncReset) begin\n    firRdy_add_temp = 2'b00;\n    firRdy_t_0_0 = 2'b00;\n    firRdy_count_next = firRdy_count;\n    if (( ! haltProcess) && ( ! syncReset)) begin\n      case ( firRdy_state)\n        1'b0 :\n          begin\n            dinSM_1 = dinSwitch;\n            firRdy_out2_0 = dinVldSwitch;\n            coeffS = coeff;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n            if (dinVldSwitch) begin\n              firRdy_state_next = 1'b1;\n              firRdy_readyReg_next = 1'b0;\n            end\n          end\n        1'b1 :\n          begin\n            firRdy_readyReg_next = 1'b1;\n            firRdy_state_next = 1'b0;\n            dinSM_1 = 17'sb00000000000000000;\n            coeffS = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n          end\n        default :\n          begin\n            dinSM_1 = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n            coeffS = 17'sb00000000000000000;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n          end\n      endcase\n    end\n    else begin\n      firRdy_state_next = 1'b0;\n      firRdy_readyReg_next = 1'b0;\n      dinSM_1 = 17'sb00000000000000000;\n      firRdy_out2_0 = 1'b0;\n      coeffS = 17'sb00000000000000000;\n    end\n    if ((dinVldSwitch || (firRdy_count > 1'b0)) || firRdy_out2_0) begin\n      if ((( ~ firRdy_count) || haltProcess) || syncReset) begin\n        firRdy_count_next = 1'b0;\n      end\n      else begin\n        firRdy_t_0_0 = {1'b0, firRdy_count};\n        firRdy_add_temp = firRdy_t_0_0 + 2'b01;\n        firRdy_count_next = firRdy_add_temp[0];\n      end\n    end\n    readySM = firRdy_readyReg;\n    dinVldSM_1 = firRdy_out2_0;\n  end\n\n  assign dinSM = dinSM_1;\n\n  assign dinVldSM = dinVldSM_1;\n\nendmodule  // FirRdyLogic_block1\n\n"},{"name":"Addressable_Delay_Line_block5.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block5.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block5\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block5\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           rdAddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   wrEn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En12\n  reg signed [16:0] delayedSignals1;  // sfix17_En12\n  wire signed [16:0] switchDataOut;  // sfix17_En12\n  reg signed [16:0] dataOut_1;  // sfix17_En12\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delay1_process\n      if (reset == 1'b1) begin\n        delayedSignals1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals1 <= delayedSignals0;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals1;\n\n  assign switchDataOut = (rdAddr == 1'b0 ? delayedSignals0 :\n              delayedSignals1);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block5\n\n"},{"name":"Addressable_Delay_Line_block6.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block6.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block6\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block6\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           rdAddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   wrEn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En12\n  wire signed [16:0] ZEROCONST;  // sfix17_En12\n  wire signed [16:0] switchDataOut;  // sfix17_En12\n  reg signed [16:0] dataOut_1;  // sfix17_En12\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals0;\n\n  assign ZEROCONST = 17'sb00000000000000000;\n\n  assign switchDataOut = (rdAddr == 1'b0 ? delayedSignals0 :\n              ZEROCONST);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block6\n\n"},{"name":"Addressable_Delay_Line_block7.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block7.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block7\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block7\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           lutaddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   validIn;\n  input   lutaddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En12\n  wire signed [16:0] ZEROCONST;  // sfix17_En12\n  wire signed [16:0] switchDataOut;  // sfix17_En12\n  reg signed [16:0] dataOut_1;  // sfix17_En12\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals0;\n\n  assign ZEROCONST = 17'sb00000000000000000;\n\n  assign switchDataOut = (lutaddr == 1'b0 ? delayedSignals0 :\n              ZEROCONST);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block7\n\n"},{"name":"Addressable_Delay_Line_block8.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block8.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block8\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block8\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           rdAddr,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   validIn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En12\n  reg signed [16:0] delayedSignals1;  // sfix17_En12\n  wire signed [16:0] switchDataOut;  // sfix17_En12\n  reg signed [16:0] dataOut_1;  // sfix17_En12\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delay1_process\n      if (reset == 1'b1) begin\n        delayedSignals1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals1 <= delayedSignals0;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals1;\n\n  assign switchDataOut = (rdAddr == 1'b0 ? delayedSignals1 :\n              (rdAddr == 1'b1 ? delayedSignals0 :\n              delayedSignals0));\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block8\n\n"},{"name":"FilterTapSystolicPreAdd_block.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FilterTapSystolicPreAdd_block.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterTapSystolicPreAdd_block\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FilterTapSystolicPreAdd\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterTapSystolicPreAdd_block\n          (clk,\n           reset,\n           enb,\n           din_re,\n           preAddIn,\n           coeff,\n           sumIn,\n           sumOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] din_re;  // sfix17_En12\n  input   signed [16:0] preAddIn;  // sfix17_En12\n  input   signed [16:0] coeff;  // sfix17_En16\n  input   signed [32:0] sumIn;  // sfix33_En28\n  output  signed [32:0] sumOut;  // sfix33_En28\n\n\n  reg signed [16:0] fTap_din1_reg1;  // sfix17\n  reg signed [16:0] fTap_din1_reg2;  // sfix17\n  reg signed [16:0] fTap_din2_reg1;  // sfix17\n  reg signed [17:0] fTap_preAdd_reg;  // sfix18\n  reg signed [34:0] fTap_mult_reg;  // sfix35\n  reg signed [32:0] fTap_addout_reg;  // sfix33\n  reg signed [16:0] fTap_coef_reg1;  // sfix17\n  reg signed [16:0] fTap_coef_reg2;  // sfix17\n  wire signed [17:0] fTap_preAdd_reg_next;  // sfix18_En12\n  wire signed [34:0] fTap_mult_reg_next;  // sfix35_En28\n  wire signed [32:0] fTap_addout_reg_next;  // sfix33_En28\n  wire signed [32:0] fTap_add_cast;  // sfix33_En28\n  wire signed [17:0] fTap_add_cast_1;  // sfix18_En12\n  wire signed [17:0] fTap_add_cast_2;  // sfix18_En12\n\n\n  // FilterTapSystolicPreAddS\n  always @(posedge clk or posedge reset)\n    begin : fTap_process\n      if (reset == 1'b1) begin\n        fTap_din1_reg1 <= 17'sb00000000000000000;\n        fTap_din1_reg2 <= 17'sb00000000000000000;\n        fTap_din2_reg1 <= 17'sb00000000000000000;\n        fTap_preAdd_reg <= 18'sb000000000000000000;\n        fTap_coef_reg1 <= 17'sb00000000000000000;\n        fTap_coef_reg2 <= 17'sb00000000000000000;\n        fTap_mult_reg <= 35'sh000000000;\n        fTap_addout_reg <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          fTap_preAdd_reg <= fTap_preAdd_reg_next;\n          fTap_mult_reg <= fTap_mult_reg_next;\n          fTap_addout_reg <= fTap_addout_reg_next;\n          fTap_din1_reg2 <= fTap_din1_reg1;\n          fTap_din1_reg1 <= din_re;\n          fTap_din2_reg1 <= preAddIn;\n          fTap_coef_reg2 <= fTap_coef_reg1;\n          fTap_coef_reg1 <= coeff;\n        end\n      end\n    end\n\n  assign sumOut = fTap_addout_reg;\n  assign fTap_add_cast = fTap_mult_reg[32:0];\n  assign fTap_addout_reg_next = fTap_add_cast + sumIn;\n  assign fTap_mult_reg_next = fTap_preAdd_reg * fTap_coef_reg2;\n  assign fTap_add_cast_1 = {fTap_din1_reg2[16], fTap_din1_reg2};\n  assign fTap_add_cast_2 = {fTap_din2_reg1[16], fTap_din2_reg1};\n  assign fTap_preAdd_reg_next = fTap_add_cast_1 + fTap_add_cast_2;\n\nendmodule  // FilterTapSystolicPreAdd_block\n\n"},{"name":"FIRPartlySerial_block1.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial_block1.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FIRPartlySerial_block1\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FIRPartlySerial_block1\n          (clk,\n           reset,\n           enb,\n           filterInput,\n           ctrl,\n           subfilterOutTmp_1);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] filterInput;  // sfix17_En12\n  input   ctrl;\n  output  signed [33:0] subfilterOutTmp_1;  // sfix34_En28\n\n\n  wire signed [16:0] coeff;  // sfix17_En12\n  wire haltProcess;\n  wire signed [16:0] dinSM;  // sfix17_En12\n  wire dinVldSM;\n  reg  nextDelayLineRdAddrReverse;  // ufix1\n  reg  rdCountReverse_1;  // ufix1\n  reg  nextDelayLineWrAddr;  // ufix1\n  reg  wrCount_1;  // ufix1\n  reg  nextDelayLineRdAddr;  // ufix1\n  reg  rdCount_1;  // ufix1\n  reg  nextSharingCount;  // ufix1\n  reg  sharingCount_1;  // ufix1\n  reg  delayLineValidInP;\n  reg  lastPhaseStrobe;\n  reg  delayLineShiftEnP;\n  reg  delayLineShiftEn1_1;\n  reg  delayLineShiftEn2_1;\n  reg  delayLineShiftEn3_1;\n  reg  delayLineShiftEn4_1;\n  reg  delayLineShiftEn5_1;\n  reg  delayLineShiftEn6_1;\n  reg  delayLineShiftEn7_1;\n  reg  [6:0] validOutLookahead_reg;  // ufix1 [7]\n  wire validOutLookahead_1;\n  reg  vldOut_1;\n  wire notValid;\n  reg  rdAddr0_1;  // ufix1\n  reg  rdAddr1;  // ufix1\n  reg  rdAddr2;  // ufix1\n  reg  rdAddr3;  // ufix1\n  reg  rdAddr4;  // ufix1\n  reg  rdAddr5;  // ufix1\n  reg  rdAddr6;  // ufix1\n  reg  rdAddr7;  // ufix1\n  wire rdAddrEndZero;\n  reg  [5:0] finalSumValidPipe_reg;  // ufix1 [6]\n  wire accumulate;\n  wire signed [32:0] accDataOut;  // sfix33_En28\n  wire signed [16:0] delayLineEnd0;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut0deadOut;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn1_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn2_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn3_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd3;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut3;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn4_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd4;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut4;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn5_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd5;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut5;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn6_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd6;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut6;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn7_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd7;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut7;  // sfix17_En12\n  reg signed [16:0] coeffTableOut6;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP6_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg6_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd8;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut8;  // sfix17_En12\n  reg signed [16:0] coeffTableOut5;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP5_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg5_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd9;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut9;  // sfix17_En12\n  reg signed [16:0] coeffTableOut4;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP4_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg4_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd10;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut10;  // sfix17_En12\n  reg signed [16:0] coeffTableOut3;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP3_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg3_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd11;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut11;  // sfix17_En12\n  reg signed [16:0] coeffTableOut2;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP2_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg2_1;  // sfix17_En16\n  wire signed [16:0] delayLineEnd12deadOut;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut12;  // sfix17_En12\n  reg signed [16:0] coeffTableOut1;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP1_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg1_1;  // sfix17_En16\n  wire signed [32:0] sumIn;  // sfix33_En28\n  reg signed [32:0] sumOut;  // sfix33_En28\n  wire signed [32:0] sumOut_0;  // sfix33_En28\n  wire signed [32:0] sumOut_1;  // sfix33_En28\n  wire signed [32:0] sumOut_2;  // sfix33_En28\n  wire signed [32:0] sumOut_3;  // sfix33_En28\n  wire signed [32:0] sumOut_4;  // sfix33_En28\n  wire signed [32:0] sumOut_5;  // sfix33_En28\n  reg signed [32:0] sumOutReg_1;  // sfix33_En28\n  reg signed [32:0] accDataOut_1;  // sfix33_En28\n  wire signed [32:0] accSwitchOut;  // sfix33_En28\n  wire signed [32:0] accAdderOut;  // sfix33_En28\n  wire signed [33:0] converterOut;  // sfix34_En28\n  reg signed [33:0] dout_re_1;  // sfix34_En28\n  wire signed [33:0] dataZero;  // sfix34_En28\n  reg  InputControl_out4_0;  // ufix1\n  reg [1:0] InputControl_add_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_0;  // ufix2\n  reg [1:0] InputControl_sub_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_1;  // ufix2\n  reg [1:0] InputControl_add_temp_2;  // ufix2\n  reg [1:0] InputControl_t_0_0;  // ufix2\n  reg [1:0] InputControl_t_1;  // ufix2\n  reg [1:0] InputControl_t_2_0;  // ufix2\n  reg [1:0] InputControl_t_3;  // ufix2\n  reg [1:0] InputControl_t_4;  // ufix2\n\n  initial begin\n    coeffTableRegP6_1 = 17'sb00000000000000000;\n    coeffTableRegP5_1 = 17'sb00000000000000000;\n    coeffTableRegP4_1 = 17'sb00000000000000000;\n    coeffTableRegP3_1 = 17'sb00000000000000000;\n    coeffTableRegP2_1 = 17'sb00000000000000000;\n    coeffTableRegP1_1 = 17'sb00000000000000000;\n  end\n\n  assign coeff = 17'sb00000000000000000;\n\n  assign haltProcess = 1'b0;\n\n  FirRdyLogic_block1 u_firRdyLogic (.clk(clk),\n                                    .reset(reset),\n                                    .enb(enb),\n                                    .dinSwitch(filterInput),  // sfix17_En12\n                                    .dinVldSwitch(ctrl),\n                                    .coeff(coeff),  // sfix17_En12\n                                    .haltProcess(haltProcess),\n                                    .dinSM(dinSM),  // sfix17_En12\n                                    .dinVldSM(dinVldSM)\n                                    );\n\n  always @(posedge clk or posedge reset)\n    begin : rdCountReverse_process\n      if (reset == 1'b1) begin\n        rdCountReverse_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrCount_process\n      if (reset == 1'b1) begin\n        wrCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          wrCount_1 <= nextDelayLineWrAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdCount_process\n      if (reset == 1'b1) begin\n        rdCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCount_1 <= nextDelayLineRdAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : sharingCount_process\n      if (reset == 1'b1) begin\n        sharingCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          sharingCount_1 <= nextSharingCount;\n        end\n      end\n    end\n\n  // Input control counter combinatorial logic\n  always @(dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1) begin\n    InputControl_add_temp = 2'b00;\n    InputControl_add_temp_0 = 2'b00;\n    InputControl_sub_temp = 2'b00;\n    InputControl_add_temp_1 = 2'b00;\n    InputControl_add_temp_2 = 2'b00;\n    InputControl_t_0_0 = 2'b00;\n    InputControl_t_1 = 2'b00;\n    InputControl_t_2_0 = 2'b00;\n    InputControl_t_3 = 2'b00;\n    InputControl_t_4 = 2'b00;\n    delayLineValidInP = (sharingCount_1 == 1'b0) && (dinVldSM == 1'b1);\n    lastPhaseStrobe = sharingCount_1 == 1'b1;\n    if ((dinVldSM == 1'b1) || (sharingCount_1 > 1'b0)) begin\n      if (sharingCount_1 == 1'b1) begin\n        nextSharingCount = 1'b0;\n      end\n      else begin\n        InputControl_t_4 = {1'b0, sharingCount_1};\n        InputControl_add_temp = InputControl_t_4 + 2'b01;\n        nextSharingCount = InputControl_add_temp[0];\n      end\n    end\n    else begin\n      nextSharingCount = sharingCount_1;\n    end\n    if (dinVldSM == 1'b1) begin\n      if (wrCount_1 == 1'b1) begin\n        InputControl_out4_0 = 1'b0;\n      end\n      else begin\n        InputControl_t_3 = {1'b0, wrCount_1};\n        InputControl_add_temp_0 = InputControl_t_3 + 2'b01;\n        InputControl_out4_0 = InputControl_add_temp_0[0];\n      end\n    end\n    else begin\n      InputControl_out4_0 = wrCount_1;\n    end\n    if ((rdCount_1 != InputControl_out4_0) || (dinVldSM == 1'b1)) begin\n      if (rdCount_1 == 1'b0) begin\n        nextDelayLineRdAddr = 1'b1;\n      end\n      else begin\n        InputControl_t_2_0 = {1'b0, rdCount_1};\n        InputControl_sub_temp = InputControl_t_2_0 - 2'b01;\n        nextDelayLineRdAddr = InputControl_sub_temp[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddr = rdCount_1;\n    end\n    if ((sharingCount_1 > 1'b0) || (dinVldSM == 1'b1)) begin\n      if (sharingCount_1 == 1'b1) begin\n        if (wrCount_1 == 1'b1) begin\n          nextDelayLineRdAddrReverse = 1'b0;\n        end\n        else begin\n          InputControl_t_0_0 = {1'b0, wrCount_1};\n          InputControl_add_temp_2 = InputControl_t_0_0 + 2'b01;\n          nextDelayLineRdAddrReverse = InputControl_add_temp_2[0];\n        end\n      end\n      else if (rdCountReverse_1 == 1'b1) begin\n        nextDelayLineRdAddrReverse = 1'b0;\n      end\n      else begin\n        InputControl_t_1 = {1'b0, rdCountReverse_1};\n        InputControl_add_temp_1 = InputControl_t_1 + 2'b01;\n        nextDelayLineRdAddrReverse = InputControl_add_temp_1[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddrReverse = rdCountReverse_1;\n    end\n    nextDelayLineWrAddr = InputControl_out4_0;\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn0_process\n      if (reset == 1'b1) begin\n        delayLineShiftEnP <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEnP <= lastPhaseStrobe;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn1_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn1_1 <= delayLineShiftEnP;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn2_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn2_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn3_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn3_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn4_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn4_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn5_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn5_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn5_1 <= delayLineShiftEn4_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn6_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn6_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn6_1 <= delayLineShiftEn5_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn7_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn7_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn7_1 <= delayLineShiftEn6_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : validOutLookahead_process\n      if (reset == 1'b1) begin\n        validOutLookahead_reg <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          validOutLookahead_reg[0] <= delayLineShiftEn7_1;\n          validOutLookahead_reg[32'sd6:32'sd1] <= validOutLookahead_reg[32'sd5:32'sd0];\n        end\n      end\n    end\n\n  assign validOutLookahead_1 = validOutLookahead_reg[6];\n\n  always @(posedge clk or posedge reset)\n    begin : vldOut_process\n      if (reset == 1'b1) begin\n        vldOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          vldOut_1 <= validOutLookahead_1;\n        end\n      end\n    end\n\n  assign notValid =  ~ vldOut_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_process\n      if (reset == 1'b1) begin\n        rdAddr0_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr0_1 <= sharingCount_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_2_process\n      if (reset == 1'b1) begin\n        rdAddr1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr1 <= rdAddr0_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr1_1_process\n      if (reset == 1'b1) begin\n        rdAddr2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr2 <= rdAddr1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr2_1_process\n      if (reset == 1'b1) begin\n        rdAddr3 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr3 <= rdAddr2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr3_1_process\n      if (reset == 1'b1) begin\n        rdAddr4 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr4 <= rdAddr3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr4_1_process\n      if (reset == 1'b1) begin\n        rdAddr5 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr5 <= rdAddr4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr5_1_process\n      if (reset == 1'b1) begin\n        rdAddr6 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr6 <= rdAddr5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr6_1_process\n      if (reset == 1'b1) begin\n        rdAddr7 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr7 <= rdAddr6;\n        end\n      end\n    end\n\n  assign rdAddrEndZero =  ~ rdAddr7;\n\n  always @(posedge clk or posedge reset)\n    begin : finalSumValidPipe_process\n      if (reset == 1'b1) begin\n        finalSumValidPipe_reg <= {6{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          finalSumValidPipe_reg[0] <= rdAddrEndZero;\n          finalSumValidPipe_reg[32'sd5:32'sd1] <= finalSumValidPipe_reg[32'sd4:32'sd0];\n        end\n      end\n    end\n\n  assign accumulate = finalSumValidPipe_reg[5];\n\n  assign accDataOut = 33'sh000000000;\n\n  Addressable_Delay_Line_block5 u_delayLine0 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(dinSM),  // sfix17_En12\n                                              .wrEn(delayLineValidInP),\n                                              .rdAddr(rdAddr0_1),  // ufix1\n                                              .delayLineEnd(delayLineEnd0),  // sfix17_En12\n                                              .dataOut(delayLineDataOut0deadOut)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn1_process\n      if (reset == 1'b1) begin\n        delayLineDataIn1_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn1_1 <= delayLineEnd0;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block5 u_delayLine1 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn1_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn1_1),\n                                              .rdAddr(rdAddr1),  // ufix1\n                                              .delayLineEnd(delayLineEnd1),  // sfix17_En12\n                                              .dataOut(delayLineDataOut1)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn2_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn2_1 <= delayLineEnd1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block5 u_delayLine2 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn2_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn2_1),\n                                              .rdAddr(rdAddr2),  // ufix1\n                                              .delayLineEnd(delayLineEnd2),  // sfix17_En12\n                                              .dataOut(delayLineDataOut2)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn3_process\n      if (reset == 1'b1) begin\n        delayLineDataIn3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn3_1 <= delayLineEnd2;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block5 u_delayLine3 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn3_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn3_1),\n                                              .rdAddr(rdAddr3),  // ufix1\n                                              .delayLineEnd(delayLineEnd3),  // sfix17_En12\n                                              .dataOut(delayLineDataOut3)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn4_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn4_1 <= delayLineEnd3;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block5 u_delayLine4 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn4_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn4_1),\n                                              .rdAddr(rdAddr4),  // ufix1\n                                              .delayLineEnd(delayLineEnd4),  // sfix17_En12\n                                              .dataOut(delayLineDataOut4)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn5_process\n      if (reset == 1'b1) begin\n        delayLineDataIn5_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn5_1 <= delayLineEnd4;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block5 u_delayLine5 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn5_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn5_1),\n                                              .rdAddr(rdAddr5),  // ufix1\n                                              .delayLineEnd(delayLineEnd5),  // sfix17_En12\n                                              .dataOut(delayLineDataOut5)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn6_process\n      if (reset == 1'b1) begin\n        delayLineDataIn6_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn6_1 <= delayLineEnd5;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block6 u_delayLine6 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn6_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn6_1),\n                                              .rdAddr(rdAddr6),  // ufix1\n                                              .delayLineEnd(delayLineEnd6),  // sfix17_En12\n                                              .dataOut(delayLineDataOut6)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn7_process\n      if (reset == 1'b1) begin\n        delayLineDataIn7_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn7_1 <= delayLineEnd6;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block7 u_delayLine7 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn7_1),  // sfix17_En12\n                                              .validIn(delayLineShiftEn7_1),\n                                              .lutaddr(rdAddr7),  // ufix1\n                                              .delayLineEnd(delayLineEnd7),  // sfix17_En12\n                                              .dataOut(delayLineDataOut7)  // sfix17_En12\n                                              );\n\n  // Coefficient table for multiplier6\n  always @(rdAddr6) begin\n    case ( rdAddr6)\n      1'b0 :\n        begin\n          coeffTableOut6 = 17'sb00101000001101000;\n        end\n      1'b1 :\n        begin\n          coeffTableOut6 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut6 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP6_process\n      if (enb) begin\n        coeffTableRegP6_1 <= coeffTableOut6;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg6_process\n      if (reset == 1'b1) begin\n        coeffTableReg6_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg6_1 <= coeffTableRegP6_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block8 u_delayLine8 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineEnd7),  // sfix17_En12\n                                              .validIn(delayLineShiftEn6_1),\n                                              .rdAddr(rdAddr6),  // ufix1\n                                              .delayLineEnd(delayLineEnd8),  // sfix17_En12\n                                              .dataOut(delayLineDataOut8)  // sfix17_En12\n                                              );\n\n  // Coefficient table for multiplier5\n  always @(rdAddr5) begin\n    case ( rdAddr5)\n      1'b0 :\n        begin\n          coeffTableOut5 = 17'sb00000101110100011;\n        end\n      1'b1 :\n        begin\n          coeffTableOut5 = 17'sb11110011111101101;\n        end\n      default :\n        begin\n          coeffTableOut5 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP5_process\n      if (enb) begin\n        coeffTableRegP5_1 <= coeffTableOut5;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg5_process\n      if (reset == 1'b1) begin\n        coeffTableReg5_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg5_1 <= coeffTableRegP5_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block8 u_delayLine9 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineEnd8),  // sfix17_En12\n                                              .validIn(delayLineShiftEn5_1),\n                                              .rdAddr(rdAddr5),  // ufix1\n                                              .delayLineEnd(delayLineEnd9),  // sfix17_En12\n                                              .dataOut(delayLineDataOut9)  // sfix17_En12\n                                              );\n\n  // Coefficient table for multiplier4\n  always @(rdAddr4) begin\n    case ( rdAddr4)\n      1'b0 :\n        begin\n          coeffTableOut4 = 17'sb00000001011111011;\n        end\n      1'b1 :\n        begin\n          coeffTableOut4 = 17'sb11111101000000100;\n        end\n      default :\n        begin\n          coeffTableOut4 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP4_process\n      if (enb) begin\n        coeffTableRegP4_1 <= coeffTableOut4;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg4_process\n      if (reset == 1'b1) begin\n        coeffTableReg4_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg4_1 <= coeffTableRegP4_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block8 u_delayLine10 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineEnd9),  // sfix17_En12\n                                               .validIn(delayLineShiftEn4_1),\n                                               .rdAddr(rdAddr4),  // ufix1\n                                               .delayLineEnd(delayLineEnd10),  // sfix17_En12\n                                               .dataOut(delayLineDataOut10)  // sfix17_En12\n                                               );\n\n  // Coefficient table for multiplier3\n  always @(rdAddr3) begin\n    case ( rdAddr3)\n      1'b0 :\n        begin\n          coeffTableOut3 = 17'sb00000000010010011;\n        end\n      1'b1 :\n        begin\n          coeffTableOut3 = 17'sb11111111010011111;\n        end\n      default :\n        begin\n          coeffTableOut3 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP3_process\n      if (enb) begin\n        coeffTableRegP3_1 <= coeffTableOut3;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg3_process\n      if (reset == 1'b1) begin\n        coeffTableReg3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg3_1 <= coeffTableRegP3_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block8 u_delayLine11 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineEnd10),  // sfix17_En12\n                                               .validIn(delayLineShiftEn3_1),\n                                               .rdAddr(rdAddr3),  // ufix1\n                                               .delayLineEnd(delayLineEnd11),  // sfix17_En12\n                                               .dataOut(delayLineDataOut11)  // sfix17_En12\n                                               );\n\n  // Coefficient table for multiplier2\n  always @(rdAddr2) begin\n    case ( rdAddr2)\n      1'b0 :\n        begin\n          coeffTableOut2 = 17'sb00000000000010001;\n        end\n      1'b1 :\n        begin\n          coeffTableOut2 = 17'sb11111111111001010;\n        end\n      default :\n        begin\n          coeffTableOut2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP2_process\n      if (enb) begin\n        coeffTableRegP2_1 <= coeffTableOut2;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg2_process\n      if (reset == 1'b1) begin\n        coeffTableReg2_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg2_1 <= coeffTableRegP2_1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block8 u_delayLine12 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineEnd11),  // sfix17_En12\n                                               .validIn(delayLineShiftEn2_1),\n                                               .rdAddr(rdAddr2),  // ufix1\n                                               .delayLineEnd(delayLineEnd12deadOut),  // sfix17_En12\n                                               .dataOut(delayLineDataOut12)  // sfix17_En12\n                                               );\n\n  // Coefficient table for multiplier1\n  always @(rdAddr1) begin\n    case ( rdAddr1)\n      1'b0 :\n        begin\n          coeffTableOut1 = 17'sb00000000000000001;\n        end\n      1'b1 :\n        begin\n          coeffTableOut1 = 17'sb11111111111111100;\n        end\n      default :\n        begin\n          coeffTableOut1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP1_process\n      if (enb) begin\n        coeffTableRegP1_1 <= coeffTableOut1;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg1_process\n      if (reset == 1'b1) begin\n        coeffTableReg1_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg1_1 <= coeffTableRegP1_1;\n        end\n      end\n    end\n\n  assign sumIn = 33'sh000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : filterDelay_process\n      if (reset == 1'b1) begin\n        sumOut <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          sumOut <= sumIn;\n        end\n      end\n    end\n\n  FilterTapSystolicPreAdd_block u_filterTap1 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .din_re(delayLineDataOut1),  // sfix17_En12\n                                              .preAddIn(delayLineDataOut12),  // sfix17_En12\n                                              .coeff(coeffTableReg1_1),  // sfix17_En16\n                                              .sumIn(sumOut),  // sfix33_En28\n                                              .sumOut(sumOut_0)  // sfix33_En28\n                                              );\n\n  FilterTapSystolicPreAdd_block u_filterTap2 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .din_re(delayLineDataOut2),  // sfix17_En12\n                                              .preAddIn(delayLineDataOut11),  // sfix17_En12\n                                              .coeff(coeffTableReg2_1),  // sfix17_En16\n                                              .sumIn(sumOut_0),  // sfix33_En28\n                                              .sumOut(sumOut_1)  // sfix33_En28\n                                              );\n\n  FilterTapSystolicPreAdd_block u_filterTap3 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .din_re(delayLineDataOut3),  // sfix17_En12\n                                              .preAddIn(delayLineDataOut10),  // sfix17_En12\n                                              .coeff(coeffTableReg3_1),  // sfix17_En16\n                                              .sumIn(sumOut_1),  // sfix33_En28\n                                              .sumOut(sumOut_2)  // sfix33_En28\n                                              );\n\n  FilterTapSystolicPreAdd_block u_filterTap4 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .din_re(delayLineDataOut4),  // sfix17_En12\n                                              .preAddIn(delayLineDataOut9),  // sfix17_En12\n                                              .coeff(coeffTableReg4_1),  // sfix17_En16\n                                              .sumIn(sumOut_2),  // sfix33_En28\n                                              .sumOut(sumOut_3)  // sfix33_En28\n                                              );\n\n  FilterTapSystolicPreAdd_block u_filterTap5 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .din_re(delayLineDataOut5),  // sfix17_En12\n                                              .preAddIn(delayLineDataOut8),  // sfix17_En12\n                                              .coeff(coeffTableReg5_1),  // sfix17_En16\n                                              .sumIn(sumOut_3),  // sfix33_En28\n                                              .sumOut(sumOut_4)  // sfix33_En28\n                                              );\n\n  FilterTapSystolicPreAdd_block u_filterTap6 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .din_re(delayLineDataOut6),  // sfix17_En12\n                                              .preAddIn(delayLineDataOut7),  // sfix17_En12\n                                              .coeff(coeffTableReg6_1),  // sfix17_En16\n                                              .sumIn(sumOut_4),  // sfix33_En28\n                                              .sumOut(sumOut_5)  // sfix33_En28\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : sumOutReg_process\n      if (reset == 1'b1) begin\n        sumOutReg_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          sumOutReg_1 <= sumOut_5;\n        end\n      end\n    end\n\n  assign accSwitchOut = (accumulate == 1'b0 ? accDataOut_1 :\n              accDataOut);\n\n  assign accAdderOut = accSwitchOut + sumOutReg_1;\n\n  always @(posedge clk or posedge reset)\n    begin : accDataOut_2_process\n      if (reset == 1'b1) begin\n        accDataOut_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          accDataOut_1 <= accAdderOut;\n        end\n      end\n    end\n\n  assign converterOut = {accDataOut_1[32], accDataOut_1};\n\n  always @(posedge clk or posedge reset)\n    begin : dout_re_process\n      if (reset == 1'b1) begin\n        dout_re_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb && validOutLookahead_1) begin\n          dout_re_1 <= converterOut;\n        end\n      end\n    end\n\n  assign dataZero = 34'sh000000000;\n\n  assign subfilterOutTmp_1 = (notValid == 1'b0 ? dout_re_1 :\n              dataZero);\n\nendmodule  // FIRPartlySerial_block1\n\n"},{"name":"FirRdyLogic_block2.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FirRdyLogic_block2.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FirRdyLogic_block2\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FirRdyLogic_block2\n          (clk,\n           reset,\n           enb,\n           dinSwitch,\n           dinVldSwitch,\n           coeff,\n           haltProcess,\n           dinSM,\n           dinVldSM);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dinSwitch;  // sfix17_En12\n  input   dinVldSwitch;\n  input   signed [16:0] coeff;  // sfix17_En12\n  input   haltProcess;\n  output  signed [16:0] dinSM;  // sfix17_En12\n  output  dinVldSM;\n\n\n  wire syncReset;\n  reg  firRdy_state;  // ufix1\n  reg  firRdy_readyReg;\n  reg  firRdy_count;  // ufix1\n  reg  firRdy_state_next;  // ufix1\n  reg  firRdy_readyReg_next;\n  reg  firRdy_count_next;  // ufix1\n  reg  readySM;\n  reg signed [16:0] dinSM_1;  // sfix17_En12\n  reg  dinVldSM_1;\n  reg signed [16:0] coeffS;  // sfix17_En12\n  reg  firRdy_out2_0;\n  reg [1:0] firRdy_add_temp;  // ufix2\n  reg [1:0] firRdy_t_0_0;  // ufix2\n\n\n  assign syncReset = 1'b0;\n\n  // rdyLogic\n  always @(posedge clk or posedge reset)\n    begin : firRdy_process\n      if (reset == 1'b1) begin\n        firRdy_state <= 1'b0;\n        firRdy_readyReg <= 1'b1;\n        firRdy_count <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          firRdy_state <= firRdy_state_next;\n          firRdy_readyReg <= firRdy_readyReg_next;\n          firRdy_count <= firRdy_count_next;\n        end\n      end\n    end\n\n  always @(coeff, dinSwitch, dinVldSwitch, firRdy_count, firRdy_readyReg, firRdy_state,\n       haltProcess, syncReset) begin\n    firRdy_add_temp = 2'b00;\n    firRdy_t_0_0 = 2'b00;\n    firRdy_count_next = firRdy_count;\n    if (( ! haltProcess) && ( ! syncReset)) begin\n      case ( firRdy_state)\n        1'b0 :\n          begin\n            dinSM_1 = dinSwitch;\n            firRdy_out2_0 = dinVldSwitch;\n            coeffS = coeff;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n            if (dinVldSwitch) begin\n              firRdy_state_next = 1'b1;\n              firRdy_readyReg_next = 1'b0;\n            end\n          end\n        1'b1 :\n          begin\n            firRdy_readyReg_next = 1'b1;\n            firRdy_state_next = 1'b0;\n            dinSM_1 = 17'sb00000000000000000;\n            coeffS = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n          end\n        default :\n          begin\n            dinSM_1 = 17'sb00000000000000000;\n            firRdy_out2_0 = 1'b0;\n            coeffS = 17'sb00000000000000000;\n            firRdy_state_next = 1'b0;\n            firRdy_readyReg_next = 1'b1;\n          end\n      endcase\n    end\n    else begin\n      firRdy_state_next = 1'b0;\n      firRdy_readyReg_next = 1'b0;\n      dinSM_1 = 17'sb00000000000000000;\n      firRdy_out2_0 = 1'b0;\n      coeffS = 17'sb00000000000000000;\n    end\n    if ((dinVldSwitch || (firRdy_count > 1'b0)) || firRdy_out2_0) begin\n      if ((( ~ firRdy_count) || haltProcess) || syncReset) begin\n        firRdy_count_next = 1'b0;\n      end\n      else begin\n        firRdy_t_0_0 = {1'b0, firRdy_count};\n        firRdy_add_temp = firRdy_t_0_0 + 2'b01;\n        firRdy_count_next = firRdy_add_temp[0];\n      end\n    end\n    readySM = firRdy_readyReg;\n    dinVldSM_1 = firRdy_out2_0;\n  end\n\n  assign dinSM = dinSM_1;\n\n  assign dinVldSM = dinVldSM_1;\n\nendmodule  // FirRdyLogic_block2\n\n"},{"name":"Addressable_Delay_Line_block9.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block9.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block9\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block9\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           delayLineEnd);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   wrEn;\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n\n\n  reg signed [16:0] delayedSignals0;  // sfix17_En12\n  reg signed [16:0] delayedSignals1;  // sfix17_En12\n\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delay1_process\n      if (reset == 1'b1) begin\n        delayedSignals1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && wrEn) begin\n          delayedSignals1 <= delayedSignals0;\n        end\n      end\n    end\n\n  assign delayLineEnd = delayedSignals1;\n\nendmodule  // Addressable_Delay_Line_block9\n\n"},{"name":"Addressable_Delay_Line_block10.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\Addressable_Delay_Line_block10.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block10\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable Delay Line\n// Hierarchy Level: 3\n// Model version: 17.90\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block10\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           rdAddr,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   validIn;\n  input   rdAddr;  // ufix1\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  wire rdCompare;\n  reg signed [16:0] delayedSignals0;  // sfix17_En12\n  wire signed [16:0] ZEROCONST;  // sfix17_En12\n  wire signed [16:0] switchDataOut;  // sfix17_En12\n  reg signed [16:0] dataOut_1;  // sfix17_En12\n\n\n  assign rdCompare = rdAddr > 1'b0;\n\n  always @(posedge clk or posedge reset)\n    begin : delay0_process\n      if (reset == 1'b1) begin\n        delayedSignals0 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb && validIn) begin\n          delayedSignals0 <= dataIn;\n        end\n      end\n    end\n\n  assign ZEROCONST = 17'sb00000000000000000;\n\n  assign switchDataOut = (rdCompare == 1'b0 ? delayedSignals0 :\n              ZEROCONST);\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataOut_1 <= switchDataOut;\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\nendmodule  // Addressable_Delay_Line_block10\n\n"},{"name":"FIRPartlySerial_block2.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\FIRPartlySerial_block2.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FIRPartlySerial_block2\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FIRPartlySerial_block2\n          (clk,\n           reset,\n           enb,\n           filterInput,\n           ctrl,\n           subfilterOutTmp_2,\n           subfilterOutTmp_vld2);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] filterInput;  // sfix17_En12\n  input   ctrl;\n  output  signed [33:0] subfilterOutTmp_2;  // sfix34_En28\n  output  subfilterOutTmp_vld2;\n\n\n  wire signed [16:0] coeff;  // sfix17_En12\n  wire haltProcess;\n  wire signed [16:0] dinSM;  // sfix17_En12\n  wire dinVldSM;\n  reg  nextDelayLineRdAddrReverse;  // ufix1\n  reg  rdCountReverse_1;  // ufix1\n  reg  nextDelayLineWrAddr;  // ufix1\n  reg  wrCount_1;  // ufix1\n  reg  nextDelayLineRdAddr;  // ufix1\n  reg  rdCount_1;  // ufix1\n  reg  nextSharingCount;  // ufix1\n  reg  sharingCount_1;  // ufix1\n  reg  delayLineValidInP;\n  reg  lastPhaseStrobe;\n  reg  delayLineShiftEnP;\n  reg  delayLineShiftEn1_1;\n  reg  delayLineShiftEn2_1;\n  reg  delayLineShiftEn3_1;\n  reg  delayLineShiftEn4_1;\n  reg  delayLineShiftEn5_1;\n  reg  delayLineShiftEn6_1;\n  reg  delayLineShiftEn7_1;\n  reg  [6:0] validOutLookahead_reg;  // ufix1 [7]\n  wire validOutLookahead_1;\n  reg  vldOut_1;\n  wire notValid;\n  reg  rdAddr0_1;  // ufix1\n  reg  rdAddr1;  // ufix1\n  reg  rdAddr2;  // ufix1\n  reg  rdAddr3;  // ufix1\n  reg  rdAddr4;  // ufix1\n  reg  rdAddr5;  // ufix1\n  reg  rdAddr6;  // ufix1\n  reg  rdAddr7;  // ufix1\n  wire rdAddrEndZero;\n  reg  [5:0] finalSumValidPipe_reg;  // ufix1 [6]\n  wire accumulate;\n  wire signed [32:0] accDataOut;  // sfix33_En28\n  reg signed [16:0] coeffTableOut6;  // sfix17_En16\n  reg signed [16:0] coeffTableRegP6_1;  // sfix17_En16\n  reg signed [16:0] coeffTableReg6_1;  // sfix17_En16\n  wire coeffNonZero;\n  wire signed [33:0] gainOut;  // sfix34_En28\n  wire signed [16:0] delayLineEnd0;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn1_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn2_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn3_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd3;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn4_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd4;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn5_1;  // sfix17_En12\n  wire signed [16:0] delayLineEnd5;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn6_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut6;  // sfix17_En12\n  wire signed [33:0] gainOut_1;  // sfix34_En28\n  reg signed [33:0] gainOutDB;  // sfix34_En28\n  wire signed [33:0] gainOutSwitch;  // sfix34_En28\n  reg signed [33:0] filterDelay_reg [0:3];  // sfix34 [4]\n  reg signed [33:0] filterDelay_reg_next [0:3];  // sfix34_En28 [4]\n  reg signed [33:0] gainOutREG;  // sfix34_En28\n  wire signed [32:0] sumOut_5;  // sfix33_En28\n  reg signed [32:0] sumOutReg_1;  // sfix33_En28\n  reg signed [32:0] accDataOut_1;  // sfix33_En28\n  wire signed [32:0] accSwitchOut;  // sfix33_En28\n  wire signed [32:0] accAdderOut;  // sfix33_En28\n  wire signed [33:0] converterOut;  // sfix34_En28\n  reg signed [33:0] dout_re_1;  // sfix34_En28\n  wire signed [33:0] dataZero;  // sfix34_En28\n  reg  InputControl_out4_0;  // ufix1\n  reg [1:0] InputControl_add_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_0;  // ufix2\n  reg [1:0] InputControl_sub_temp;  // ufix2\n  reg [1:0] InputControl_add_temp_1;  // ufix2\n  reg [1:0] InputControl_add_temp_2;  // ufix2\n  reg [1:0] InputControl_t_0_0;  // ufix2\n  reg [1:0] InputControl_t_1;  // ufix2\n  reg [1:0] InputControl_t_2_0;  // ufix2\n  reg [1:0] InputControl_t_3;  // ufix2\n  reg [1:0] InputControl_t_4;  // ufix2\n  reg signed [31:0] filterDelay_t_0_0;  // int32\n  reg signed [31:0] filterDelay_t_0_1;  // int32\n  reg signed [31:0] filterDelay_t_1;  // int32\n\n  initial begin\n    coeffTableRegP6_1 = 17'sb00000000000000000;\n  end\n\n  assign coeff = 17'sb00000000000000000;\n\n  assign haltProcess = 1'b0;\n\n  FirRdyLogic_block2 u_firRdyLogic (.clk(clk),\n                                    .reset(reset),\n                                    .enb(enb),\n                                    .dinSwitch(filterInput),  // sfix17_En12\n                                    .dinVldSwitch(ctrl),\n                                    .coeff(coeff),  // sfix17_En12\n                                    .haltProcess(haltProcess),\n                                    .dinSM(dinSM),  // sfix17_En12\n                                    .dinVldSM(dinVldSM)\n                                    );\n\n  always @(posedge clk or posedge reset)\n    begin : rdCountReverse_process\n      if (reset == 1'b1) begin\n        rdCountReverse_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrCount_process\n      if (reset == 1'b1) begin\n        wrCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          wrCount_1 <= nextDelayLineWrAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdCount_process\n      if (reset == 1'b1) begin\n        rdCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdCount_1 <= nextDelayLineRdAddr;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : sharingCount_process\n      if (reset == 1'b1) begin\n        sharingCount_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          sharingCount_1 <= nextSharingCount;\n        end\n      end\n    end\n\n  // Input control counter combinatorial logic\n  always @(dinVldSM, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1) begin\n    InputControl_add_temp = 2'b00;\n    InputControl_add_temp_0 = 2'b00;\n    InputControl_sub_temp = 2'b00;\n    InputControl_add_temp_1 = 2'b00;\n    InputControl_add_temp_2 = 2'b00;\n    InputControl_t_0_0 = 2'b00;\n    InputControl_t_1 = 2'b00;\n    InputControl_t_2_0 = 2'b00;\n    InputControl_t_3 = 2'b00;\n    InputControl_t_4 = 2'b00;\n    delayLineValidInP = (sharingCount_1 == 1'b0) && (dinVldSM == 1'b1);\n    lastPhaseStrobe = sharingCount_1 == 1'b1;\n    if ((dinVldSM == 1'b1) || (sharingCount_1 > 1'b0)) begin\n      if (sharingCount_1 == 1'b1) begin\n        nextSharingCount = 1'b0;\n      end\n      else begin\n        InputControl_t_4 = {1'b0, sharingCount_1};\n        InputControl_add_temp = InputControl_t_4 + 2'b01;\n        nextSharingCount = InputControl_add_temp[0];\n      end\n    end\n    else begin\n      nextSharingCount = sharingCount_1;\n    end\n    if (dinVldSM == 1'b1) begin\n      if (wrCount_1 == 1'b1) begin\n        InputControl_out4_0 = 1'b0;\n      end\n      else begin\n        InputControl_t_3 = {1'b0, wrCount_1};\n        InputControl_add_temp_0 = InputControl_t_3 + 2'b01;\n        InputControl_out4_0 = InputControl_add_temp_0[0];\n      end\n    end\n    else begin\n      InputControl_out4_0 = wrCount_1;\n    end\n    if ((rdCount_1 != InputControl_out4_0) || (dinVldSM == 1'b1)) begin\n      if (rdCount_1 == 1'b0) begin\n        nextDelayLineRdAddr = 1'b1;\n      end\n      else begin\n        InputControl_t_2_0 = {1'b0, rdCount_1};\n        InputControl_sub_temp = InputControl_t_2_0 - 2'b01;\n        nextDelayLineRdAddr = InputControl_sub_temp[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddr = rdCount_1;\n    end\n    if ((sharingCount_1 > 1'b0) || (dinVldSM == 1'b1)) begin\n      if (sharingCount_1 == 1'b1) begin\n        if (wrCount_1 == 1'b1) begin\n          nextDelayLineRdAddrReverse = 1'b0;\n        end\n        else begin\n          InputControl_t_0_0 = {1'b0, wrCount_1};\n          InputControl_add_temp_2 = InputControl_t_0_0 + 2'b01;\n          nextDelayLineRdAddrReverse = InputControl_add_temp_2[0];\n        end\n      end\n      else if (rdCountReverse_1 == 1'b1) begin\n        nextDelayLineRdAddrReverse = 1'b0;\n      end\n      else begin\n        InputControl_t_1 = {1'b0, rdCountReverse_1};\n        InputControl_add_temp_1 = InputControl_t_1 + 2'b01;\n        nextDelayLineRdAddrReverse = InputControl_add_temp_1[0];\n      end\n    end\n    else begin\n      nextDelayLineRdAddrReverse = rdCountReverse_1;\n    end\n    nextDelayLineWrAddr = InputControl_out4_0;\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn0_process\n      if (reset == 1'b1) begin\n        delayLineShiftEnP <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEnP <= lastPhaseStrobe;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn1_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn1_1 <= delayLineShiftEnP;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn2_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn2_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn3_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn3_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn4_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn4_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn5_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn5_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn5_1 <= delayLineShiftEn4_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn6_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn6_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn6_1 <= delayLineShiftEn5_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn7_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn7_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn7_1 <= delayLineShiftEn6_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : validOutLookahead_process\n      if (reset == 1'b1) begin\n        validOutLookahead_reg <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          validOutLookahead_reg[0] <= delayLineShiftEn7_1;\n          validOutLookahead_reg[32'sd6:32'sd1] <= validOutLookahead_reg[32'sd5:32'sd0];\n        end\n      end\n    end\n\n  assign validOutLookahead_1 = validOutLookahead_reg[6];\n\n  always @(posedge clk or posedge reset)\n    begin : vldOut_process\n      if (reset == 1'b1) begin\n        vldOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          vldOut_1 <= validOutLookahead_1;\n        end\n      end\n    end\n\n  assign notValid =  ~ vldOut_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_process\n      if (reset == 1'b1) begin\n        rdAddr0_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr0_1 <= sharingCount_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_2_process\n      if (reset == 1'b1) begin\n        rdAddr1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr1 <= rdAddr0_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr1_1_process\n      if (reset == 1'b1) begin\n        rdAddr2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr2 <= rdAddr1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr2_1_process\n      if (reset == 1'b1) begin\n        rdAddr3 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr3 <= rdAddr2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr3_1_process\n      if (reset == 1'b1) begin\n        rdAddr4 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr4 <= rdAddr3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr4_1_process\n      if (reset == 1'b1) begin\n        rdAddr5 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr5 <= rdAddr4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr5_1_process\n      if (reset == 1'b1) begin\n        rdAddr6 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr6 <= rdAddr5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr6_1_process\n      if (reset == 1'b1) begin\n        rdAddr7 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rdAddr7 <= rdAddr6;\n        end\n      end\n    end\n\n  assign rdAddrEndZero =  ~ rdAddr7;\n\n  always @(posedge clk or posedge reset)\n    begin : finalSumValidPipe_process\n      if (reset == 1'b1) begin\n        finalSumValidPipe_reg <= {6{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          finalSumValidPipe_reg[0] <= rdAddrEndZero;\n          finalSumValidPipe_reg[32'sd5:32'sd1] <= finalSumValidPipe_reg[32'sd4:32'sd0];\n        end\n      end\n    end\n\n  assign accumulate = finalSumValidPipe_reg[5];\n\n  assign accDataOut = 33'sh000000000;\n\n  // Coefficient table for multiplier6\n  always @(rdAddr6) begin\n    case ( rdAddr6)\n      1'b0 :\n        begin\n          coeffTableOut6 = 17'sb01000000000000000;\n        end\n      1'b1 :\n        begin\n          coeffTableOut6 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut6 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP6_process\n      if (enb) begin\n        coeffTableRegP6_1 <= coeffTableOut6;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : coeffTableReg6_process\n      if (reset == 1'b1) begin\n        coeffTableReg6_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          coeffTableReg6_1 <= coeffTableRegP6_1;\n        end\n      end\n    end\n\n  assign coeffNonZero = coeffTableReg6_1 != 17'sb00000000000000000;\n\n  assign gainOut = 34'sh000000000;\n\n  Addressable_Delay_Line_block9 u_delayLine0 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(dinSM),  // sfix17_En12\n                                              .wrEn(delayLineValidInP),\n                                              .delayLineEnd(delayLineEnd0)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn1_process\n      if (reset == 1'b1) begin\n        delayLineDataIn1_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn1_1 <= delayLineEnd0;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block9 u_delayLine1 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn1_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn1_1),\n                                              .delayLineEnd(delayLineEnd1)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn2_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn2_1 <= delayLineEnd1;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block9 u_delayLine2 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn2_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn2_1),\n                                              .delayLineEnd(delayLineEnd2)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn3_process\n      if (reset == 1'b1) begin\n        delayLineDataIn3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn3_1 <= delayLineEnd2;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block9 u_delayLine3 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn3_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn3_1),\n                                              .delayLineEnd(delayLineEnd3)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn4_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn4_1 <= delayLineEnd3;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block9 u_delayLine4 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn4_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn4_1),\n                                              .delayLineEnd(delayLineEnd4)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn5_process\n      if (reset == 1'b1) begin\n        delayLineDataIn5_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn5_1 <= delayLineEnd4;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block9 u_delayLine5 (.clk(clk),\n                                              .reset(reset),\n                                              .enb(enb),\n                                              .dataIn(delayLineDataIn5_1),  // sfix17_En12\n                                              .wrEn(delayLineShiftEn5_1),\n                                              .delayLineEnd(delayLineEnd5)  // sfix17_En12\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn6_process\n      if (reset == 1'b1) begin\n        delayLineDataIn6_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          delayLineDataIn6_1 <= delayLineEnd5;\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block10 u_delayLine6 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn6_1),  // sfix17_En12\n                                               .validIn(delayLineShiftEn6_1),\n                                               .rdAddr(rdAddr6),  // ufix1\n                                               .dataOut(delayLineDataOut6)  // sfix17_En12\n                                               );\n\n  assign gainOut_1 = {{2{delayLineDataOut6[16]}}, {delayLineDataOut6, 15'b000000000000000}};\n\n  always @(posedge clk or posedge reset)\n    begin : filterDelay_process\n      if (reset == 1'b1) begin\n        gainOutDB <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          gainOutDB <= gainOut_1;\n        end\n      end\n    end\n\n  assign gainOutSwitch = (coeffNonZero == 1'b0 ? gainOut :\n              gainOutDB);\n\n  always @(posedge clk or posedge reset)\n    begin : filterDelay_1_process\n      if (reset == 1'b1) begin\n        for(filterDelay_t_1 = 32'sd0; filterDelay_t_1 <= 32'sd3; filterDelay_t_1 = filterDelay_t_1 + 32'sd1) begin\n          filterDelay_reg[filterDelay_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(filterDelay_t_0_1 = 32'sd0; filterDelay_t_0_1 <= 32'sd3; filterDelay_t_0_1 = filterDelay_t_0_1 + 32'sd1) begin\n            filterDelay_reg[filterDelay_t_0_1] <= filterDelay_reg_next[filterDelay_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    gainOutREG = filterDelay_reg[3];\n    filterDelay_reg_next[0] = gainOutSwitch;\n\n    for(filterDelay_t_0_0 = 32'sd0; filterDelay_t_0_0 <= 32'sd2; filterDelay_t_0_0 = filterDelay_t_0_0 + 32'sd1) begin\n      filterDelay_reg_next[filterDelay_t_0_0 + 32'sd1] = filterDelay_reg[filterDelay_t_0_0];\n    end\n\n  end\n\n  assign sumOut_5 = gainOutREG[32:0];\n\n  always @(posedge clk or posedge reset)\n    begin : sumOutReg_process\n      if (reset == 1'b1) begin\n        sumOutReg_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          sumOutReg_1 <= sumOut_5;\n        end\n      end\n    end\n\n  assign accSwitchOut = (accumulate == 1'b0 ? accDataOut_1 :\n              accDataOut);\n\n  assign accAdderOut = accSwitchOut + sumOutReg_1;\n\n  always @(posedge clk or posedge reset)\n    begin : accDataOut_2_process\n      if (reset == 1'b1) begin\n        accDataOut_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          accDataOut_1 <= accAdderOut;\n        end\n      end\n    end\n\n  assign converterOut = {accDataOut_1[32], accDataOut_1};\n\n  always @(posedge clk or posedge reset)\n    begin : dout_re_process\n      if (reset == 1'b1) begin\n        dout_re_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb && validOutLookahead_1) begin\n          dout_re_1 <= converterOut;\n        end\n      end\n    end\n\n  assign dataZero = 34'sh000000000;\n\n  assign subfilterOutTmp_2 = (notValid == 1'b0 ? dout_re_1 :\n              dataZero);\n\n  assign subfilterOutTmp_vld2 = vldOut_1;\n\nendmodule  // FIRPartlySerial_block2\n\n"},{"name":"sumTree_firdecim_block.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\sumTree_firdecim_block.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: sumTree_firdecim_block\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/sumTree_firdecim\n// Hierarchy Level: 2\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule sumTree_firdecim_block\n          (clk,\n           reset,\n           enb,\n           accIn_0,\n           accIn_1,\n           subfilterOut_vld2,\n           accOut,\n           accOutVld);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [33:0] accIn_0;  // sfix34_En28\n  input   signed [33:0] accIn_1;  // sfix34_En28\n  input   subfilterOut_vld2;\n  output  signed [15:0] accOut;  // sfix16_En11\n  output  accOutVld;\n\n\n  wire signed [33:0] accS_1;  // sfix34_En28\n  reg signed [33:0] accReg_1;  // sfix34_En28\n  wire signed [15:0] dout_cast;  // sfix16_En11\n  reg signed [15:0] accOut_1;  // sfix16_En11\n  reg  [1:0] intdelay_reg;  // ufix1 [2]\n\n\n  assign accS_1 = accIn_0 + accIn_1;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        accReg_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          accReg_1 <= accS_1;\n        end\n      end\n    end\n\n  assign dout_cast = accReg_1[32:17];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        accOut_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          accOut_1 <= dout_cast;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        intdelay_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          intdelay_reg[0] <= subfilterOut_vld2;\n          intdelay_reg[1] <= intdelay_reg[0];\n        end\n      end\n    end\n\n  assign accOutVld = intdelay_reg[1];\n\n  assign accOut = accOut_1;\n\nendmodule  // sumTree_firdecim_block\n\n"},{"name":"HBF2.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\HBF2.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: HBF2\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2\n// Hierarchy Level: 1\n// Model version: 17.90\n// \n// HDL FIR Decimation\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule HBF2\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dataIn;  // sfix16_En12\n  input   validIn;\n  output  signed [15:0] dataOut;  // sfix16_En11\n  output  validOut;\n\n\n  wire syncReset;\n  wire ctrl;\n  wire ready;\n  wire vldAndRdy;\n  wire signed [16:0] dataIn_cast;  // sfix17_En12\n  reg signed [16:0] delayLine;  // sfix17_En12\n  wire signed [33:0] subfilterOutTmp_1;  // sfix34_En28\n  wire vldAndRdy_1;\n  reg signed [16:0] delayLine_1;  // sfix17_En12\n  wire signed [33:0] subfilterOutTmp_2;  // sfix34_En28\n  wire subfilterOutTmp_vld2;\n  wire signed [15:0] accOut;  // sfix16_En11\n  wire accOutVld;\n  wire signed [15:0] ZERO_OUT;  // sfix16_En11\n  wire signed [15:0] muxOut;  // sfix16_En11\n  reg signed [15:0] dataOut_1;  // sfix16_En11\n  reg  validOut_1;\n\n\n  assign syncReset = 1'b0;\n\n  partlySerialCtrl_block u_partlySerialCtrl (.clk(clk),\n                                             .reset(reset),\n                                             .enb(enb),\n                                             .validIn(validIn),\n                                             .ctrl(ctrl),\n                                             .ready(ready)\n                                             );\n\n  assign vldAndRdy = validIn & ready;\n\n  assign dataIn_cast = {dataIn[15], dataIn};\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        delayLine <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLine <= 17'sb00000000000000000;\n          end\n          else begin\n            if (vldAndRdy) begin\n              delayLine <= dataIn_cast;\n            end\n          end\n        end\n      end\n    end\n\n  FIRPartlySerial_block1 u_FIRDecim_phase_1 (.clk(clk),\n                                             .reset(reset),\n                                             .enb(enb),\n                                             .filterInput(delayLine),  // sfix17_En12\n                                             .ctrl(ctrl),\n                                             .subfilterOutTmp_1(subfilterOutTmp_1)  // sfix34_En28\n                                             );\n\n  assign vldAndRdy_1 = validIn & ready;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        delayLine_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLine_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            if (vldAndRdy_1) begin\n              delayLine_1 <= delayLine;\n            end\n          end\n        end\n      end\n    end\n\n  FIRPartlySerial_block2 u_FIRDecim_phase_2 (.clk(clk),\n                                             .reset(reset),\n                                             .enb(enb),\n                                             .filterInput(delayLine_1),  // sfix17_En12\n                                             .ctrl(ctrl),\n                                             .subfilterOutTmp_2(subfilterOutTmp_2),  // sfix34_En28\n                                             .subfilterOutTmp_vld2(subfilterOutTmp_vld2)\n                                             );\n\n  sumTree_firdecim_block u_FirDecimAccum_2 (.clk(clk),\n                                            .reset(reset),\n                                            .enb(enb),\n                                            .accIn_0(subfilterOutTmp_1),  // sfix34_En28\n                                            .accIn_1(subfilterOutTmp_2),  // sfix34_En28\n                                            .subfilterOut_vld2(subfilterOutTmp_vld2),\n                                            .accOut(accOut),  // sfix16_En11\n                                            .accOutVld(accOutVld)\n                                            );\n\n  assign ZERO_OUT = 16'sb0000000000000000;\n\n  assign muxOut = (accOutVld == 1'b0 ? ZERO_OUT :\n              accOut);\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        dataOut_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dataOut_1 <= 16'sb0000000000000000;\n          end\n          else begin\n            dataOut_1 <= muxOut;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        validOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            validOut_1 <= 1'b0;\n          end\n          else begin\n            validOut_1 <= accOutVld;\n          end\n        end\n      end\n    end\n\n  assign dataOut = dataOut_1;\n\n  assign validOut = validOut_1;\n\nendmodule  // HBF2\n\n"},{"name":"DECIMATOR.v","type":"source","group":"model","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\DECIMATOR.v\n// Created: 2026-01-30 11:58:04\n// \n// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n// \n// \n// -- -------------------------------------------------------------\n// -- Rate and Clocking Details\n// -- -------------------------------------------------------------\n// Model base rate: 1e-06\n// Target subsystem base rate: 1e-06\n// \n// \n// Clock Enable  Sample Time\n// -- -------------------------------------------------------------\n// ce_out        1e-06\n// -- -------------------------------------------------------------\n// \n// \n// Output Signal                 Clock Enable  Sample Time\n// -- -------------------------------------------------------------\n// Out2                          ce_out        1e-06\n// Out1                          ce_out        1e-06\n// -- -------------------------------------------------------------\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: DECIMATOR\n// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR\n// Hierarchy Level: 0\n// Model version: 17.90\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule DECIMATOR\n          (clk,\n           reset,\n           clk_enable,\n           In1,\n           In2,\n           ce_out,\n           Out2,\n           Out1);\n\n\n  input   clk;\n  input   reset;\n  input   clk_enable;\n  input   signed [15:0] In1;  // sfix16_En14\n  input   In2;\n  output  ce_out;\n  output  signed [15:0] Out2;  // sfix16_En11\n  output  Out1;\n\n\n  wire signed [15:0] CIC_Decimator_out1;  // sfix16_En14\n  wire CIC_Decimator_out2;\n  wire signed [15:0] DCF_out1;  // sfix16_En13\n  wire DCF_out2;\n  wire signed [15:0] HBF1_out1;  // sfix16_En12\n  wire HBF1_out2;\n  wire signed [15:0] HBF2_out1;  // sfix16_En11\n  wire HBF2_out2;\n\n\n  // StartHere\n  CICDecimation u_CIC_Decimator_inst (.clk(clk),\n                                      .reset(reset),\n                                      .enb(clk_enable),\n                                      .dataIn(In1),  // sfix16_En14\n                                      .validIn(In2),\n                                      .dataOut(CIC_Decimator_out1),  // sfix16_En14\n                                      .validOut(CIC_Decimator_out2)\n                                      );\n\n  DCF u_DCF (.clk(clk),\n             .reset(reset),\n             .enb(clk_enable),\n             .dataIn(CIC_Decimator_out1),  // sfix16_En14\n             .validIn(CIC_Decimator_out2),\n             .dataOut(DCF_out1),  // sfix16_En13\n             .validOut(DCF_out2)\n             );\n\n  HBF1 u_HBF1 (.clk(clk),\n               .reset(reset),\n               .enb(clk_enable),\n               .dataIn(DCF_out1),  // sfix16_En13\n               .validIn(DCF_out2),\n               .dataOut(HBF1_out1),  // sfix16_En12\n               .validOut(HBF1_out2)\n               );\n\n  HBF2 u_HBF2 (.clk(clk),\n               .reset(reset),\n               .enb(clk_enable),\n               .dataIn(HBF1_out1),  // sfix16_En12\n               .validIn(HBF1_out2),\n               .dataOut(HBF2_out1),  // sfix16_En11\n               .validOut(HBF2_out2)\n               );\n\n  assign Out2 = HBF2_out1;\n\n  assign Out1 = HBF2_out2;\n\n  assign ce_out = clk_enable;\n\nendmodule  // DECIMATOR\n\n"},{"name":"DECIMATOR_compile.do","type":"scripts","group":"scripts","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\DECIMATOR_compile.do","tag":"","groupDisplay":"scripts","code":"vlib work\nvlog  iSection.v\nvlog  dsSection.v\nvlog  cSection.v\nvlog  gcSection.v\nvlog  castSection.v\nvlog  CICDecimation.v\nvlog  FilterCoef.v\nvlog  FilterTapSystolicPreAddWvlIn.v\nvlog  subFilter.v\nvlog  Filter.v\nvlog  DCF.v\nvlog  partlySerialCtrl.v\nvlog  FirRdyLogic.v\nvlog  Addressable_Delay_Line.v\nvlog  Addressable_Delay_Line_block.v\nvlog  Addressable_Delay_Line_block1.v\nvlog  Addressable_Delay_Line_block2.v\nvlog  FilterTapSystolicPreAdd.v\nvlog  FIRPartlySerial.v\nvlog  FirRdyLogic_block.v\nvlog  Addressable_Delay_Line_block3.v\nvlog  Addressable_Delay_Line_block4.v\nvlog  FIRPartlySerial_block.v\nvlog  sumTree_firdecim.v\nvlog  HBF1.v\nvlog  partlySerialCtrl_block.v\nvlog  FirRdyLogic_block1.v\nvlog  Addressable_Delay_Line_block5.v\nvlog  Addressable_Delay_Line_block6.v\nvlog  Addressable_Delay_Line_block7.v\nvlog  Addressable_Delay_Line_block8.v\nvlog  FilterTapSystolicPreAdd_block.v\nvlog  FIRPartlySerial_block1.v\nvlog  FirRdyLogic_block2.v\nvlog  Addressable_Delay_Line_block9.v\nvlog  Addressable_Delay_Line_block10.v\nvlog  FIRPartlySerial_block2.v\nvlog  sumTree_firdecim_block.v\nvlog  HBF2.v\nvlog  DECIMATOR.v\n"},{"name":"DECIMATOR_map.txt","type":"scripts","group":"scripts","path":"F:\\MyGit_Folder\\DRMTS_FunknerSchwarz\\behav\\Verilog\\dsm_l2_sim_deci_cic_HDLgeneration\\DECIMATOR_map.txt","tag":"","groupDisplay":"scripts","code":"dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/iSection --> iSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/dsSection --> dsSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/cSection --> cSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/gcSection --> gcSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/castSection --> castSection\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation --> CICDecimation\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/FilterCoef --> FilterCoef\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter/FilterTapSystolicPreAddWvlIn --> FilterTapSystolicPreAddWvlIn\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter --> subFilter\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter --> Filter\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF --> DCF\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/partlySerialCtrl --> partlySerialCtrl\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic --> FirRdyLogic\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FilterTapSystolicPreAdd --> FilterTapSystolicPreAdd\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial --> FIRPartlySerial\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic --> FirRdyLogic_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block3\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/Addressable Delay Line --> Addressable_Delay_Line_block4\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial --> FIRPartlySerial_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/sumTree_firdecim --> sumTree_firdecim\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1 --> HBF1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/partlySerialCtrl --> partlySerialCtrl_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic --> FirRdyLogic_block1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block5\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block6\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block7\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block8\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FilterTapSystolicPreAdd --> FilterTapSystolicPreAdd_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial --> FIRPartlySerial_block1\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/FirRdyLogic --> FirRdyLogic_block2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable_Delay_Line --> Addressable_Delay_Line_block9\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial/Addressable Delay Line --> Addressable_Delay_Line_block10\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/FIRPartlySerial --> FIRPartlySerial_block2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2/sumTree_firdecim --> sumTree_firdecim_block\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF2 --> HBF2\ndsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR --> DECIMATOR\n"},[],[],[]],"blocks":[],"rptComponent":"HDL"};