/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* led */
#define led__0__INTTYPE CYREG_PICU2_INTTYPE1
#define led__0__MASK 0x02u
#define led__0__PC CYREG_PRT2_PC1
#define led__0__PORT 2u
#define led__0__SHIFT 1u
#define led__AG CYREG_PRT2_AG
#define led__AMUX CYREG_PRT2_AMUX
#define led__BIE CYREG_PRT2_BIE
#define led__BIT_MASK CYREG_PRT2_BIT_MASK
#define led__BYP CYREG_PRT2_BYP
#define led__CTL CYREG_PRT2_CTL
#define led__DM0 CYREG_PRT2_DM0
#define led__DM1 CYREG_PRT2_DM1
#define led__DM2 CYREG_PRT2_DM2
#define led__DR CYREG_PRT2_DR
#define led__INP_DIS CYREG_PRT2_INP_DIS
#define led__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define led__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define led__LCD_EN CYREG_PRT2_LCD_EN
#define led__MASK 0x02u
#define led__PORT 2u
#define led__PRT CYREG_PRT2_PRT
#define led__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define led__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define led__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define led__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define led__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define led__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define led__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define led__PS CYREG_PRT2_PS
#define led__SHIFT 1u
#define led__SLW CYREG_PRT2_SLW

/* PWM_1 */
#define PWM_1_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_1_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_1_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_1_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_1_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_1_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_1_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_1_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_1_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_1_PWMHW__PM_ACT_MSK 0x01u
#define PWM_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_1_PWMHW__PM_STBY_MSK 0x01u
#define PWM_1_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_1_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_1_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_2 */
#define PWM_2_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_2_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_2_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_2_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_2_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_2_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_2_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_2_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_2_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_2_PWMHW__PM_ACT_MSK 0x02u
#define PWM_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_2_PWMHW__PM_STBY_MSK 0x02u
#define PWM_2_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_2_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_2_PWMHW__SR0 CYREG_TMR1_SR0

/* L_ENCD */
#define L_ENCD__0__INTTYPE CYREG_PICU0_INTTYPE7
#define L_ENCD__0__MASK 0x80u
#define L_ENCD__0__PC CYREG_PRT0_PC7
#define L_ENCD__0__PORT 0u
#define L_ENCD__0__SHIFT 7u
#define L_ENCD__AG CYREG_PRT0_AG
#define L_ENCD__AMUX CYREG_PRT0_AMUX
#define L_ENCD__BIE CYREG_PRT0_BIE
#define L_ENCD__BIT_MASK CYREG_PRT0_BIT_MASK
#define L_ENCD__BYP CYREG_PRT0_BYP
#define L_ENCD__CTL CYREG_PRT0_CTL
#define L_ENCD__DM0 CYREG_PRT0_DM0
#define L_ENCD__DM1 CYREG_PRT0_DM1
#define L_ENCD__DM2 CYREG_PRT0_DM2
#define L_ENCD__DR CYREG_PRT0_DR
#define L_ENCD__INP_DIS CYREG_PRT0_INP_DIS
#define L_ENCD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define L_ENCD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define L_ENCD__LCD_EN CYREG_PRT0_LCD_EN
#define L_ENCD__MASK 0x80u
#define L_ENCD__PORT 0u
#define L_ENCD__PRT CYREG_PRT0_PRT
#define L_ENCD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define L_ENCD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define L_ENCD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define L_ENCD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define L_ENCD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define L_ENCD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define L_ENCD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define L_ENCD__PS CYREG_PRT0_PS
#define L_ENCD__SHIFT 7u
#define L_ENCD__SLW CYREG_PRT0_SLW

/* M1_IN1 */
#define M1_IN1__0__INTTYPE CYREG_PICU15_INTTYPE4
#define M1_IN1__0__MASK 0x10u
#define M1_IN1__0__PC CYREG_IO_PC_PRT15_PC4
#define M1_IN1__0__PORT 15u
#define M1_IN1__0__SHIFT 4u
#define M1_IN1__AG CYREG_PRT15_AG
#define M1_IN1__AMUX CYREG_PRT15_AMUX
#define M1_IN1__BIE CYREG_PRT15_BIE
#define M1_IN1__BIT_MASK CYREG_PRT15_BIT_MASK
#define M1_IN1__BYP CYREG_PRT15_BYP
#define M1_IN1__CTL CYREG_PRT15_CTL
#define M1_IN1__DM0 CYREG_PRT15_DM0
#define M1_IN1__DM1 CYREG_PRT15_DM1
#define M1_IN1__DM2 CYREG_PRT15_DM2
#define M1_IN1__DR CYREG_PRT15_DR
#define M1_IN1__INP_DIS CYREG_PRT15_INP_DIS
#define M1_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M1_IN1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M1_IN1__LCD_EN CYREG_PRT15_LCD_EN
#define M1_IN1__MASK 0x10u
#define M1_IN1__PORT 15u
#define M1_IN1__PRT CYREG_PRT15_PRT
#define M1_IN1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M1_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M1_IN1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M1_IN1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M1_IN1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M1_IN1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M1_IN1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M1_IN1__PS CYREG_PRT15_PS
#define M1_IN1__SHIFT 4u
#define M1_IN1__SLW CYREG_PRT15_SLW

/* M1_IN2 */
#define M1_IN2__0__INTTYPE CYREG_PICU15_INTTYPE5
#define M1_IN2__0__MASK 0x20u
#define M1_IN2__0__PC CYREG_IO_PC_PRT15_PC5
#define M1_IN2__0__PORT 15u
#define M1_IN2__0__SHIFT 5u
#define M1_IN2__AG CYREG_PRT15_AG
#define M1_IN2__AMUX CYREG_PRT15_AMUX
#define M1_IN2__BIE CYREG_PRT15_BIE
#define M1_IN2__BIT_MASK CYREG_PRT15_BIT_MASK
#define M1_IN2__BYP CYREG_PRT15_BYP
#define M1_IN2__CTL CYREG_PRT15_CTL
#define M1_IN2__DM0 CYREG_PRT15_DM0
#define M1_IN2__DM1 CYREG_PRT15_DM1
#define M1_IN2__DM2 CYREG_PRT15_DM2
#define M1_IN2__DR CYREG_PRT15_DR
#define M1_IN2__INP_DIS CYREG_PRT15_INP_DIS
#define M1_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M1_IN2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M1_IN2__LCD_EN CYREG_PRT15_LCD_EN
#define M1_IN2__MASK 0x20u
#define M1_IN2__PORT 15u
#define M1_IN2__PRT CYREG_PRT15_PRT
#define M1_IN2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M1_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M1_IN2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M1_IN2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M1_IN2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M1_IN2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M1_IN2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M1_IN2__PS CYREG_PRT15_PS
#define M1_IN2__SHIFT 5u
#define M1_IN2__SLW CYREG_PRT15_SLW

/* M2_IN1 */
#define M2_IN1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define M2_IN1__0__MASK 0x10u
#define M2_IN1__0__PC CYREG_PRT12_PC4
#define M2_IN1__0__PORT 12u
#define M2_IN1__0__SHIFT 4u
#define M2_IN1__AG CYREG_PRT12_AG
#define M2_IN1__BIE CYREG_PRT12_BIE
#define M2_IN1__BIT_MASK CYREG_PRT12_BIT_MASK
#define M2_IN1__BYP CYREG_PRT12_BYP
#define M2_IN1__DM0 CYREG_PRT12_DM0
#define M2_IN1__DM1 CYREG_PRT12_DM1
#define M2_IN1__DM2 CYREG_PRT12_DM2
#define M2_IN1__DR CYREG_PRT12_DR
#define M2_IN1__INP_DIS CYREG_PRT12_INP_DIS
#define M2_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define M2_IN1__MASK 0x10u
#define M2_IN1__PORT 12u
#define M2_IN1__PRT CYREG_PRT12_PRT
#define M2_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define M2_IN1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define M2_IN1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define M2_IN1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define M2_IN1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define M2_IN1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define M2_IN1__PS CYREG_PRT12_PS
#define M2_IN1__SHIFT 4u
#define M2_IN1__SIO_CFG CYREG_PRT12_SIO_CFG
#define M2_IN1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define M2_IN1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define M2_IN1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define M2_IN1__SLW CYREG_PRT12_SLW

/* M2_IN2 */
#define M2_IN2__0__INTTYPE CYREG_PICU12_INTTYPE5
#define M2_IN2__0__MASK 0x20u
#define M2_IN2__0__PC CYREG_PRT12_PC5
#define M2_IN2__0__PORT 12u
#define M2_IN2__0__SHIFT 5u
#define M2_IN2__AG CYREG_PRT12_AG
#define M2_IN2__BIE CYREG_PRT12_BIE
#define M2_IN2__BIT_MASK CYREG_PRT12_BIT_MASK
#define M2_IN2__BYP CYREG_PRT12_BYP
#define M2_IN2__DM0 CYREG_PRT12_DM0
#define M2_IN2__DM1 CYREG_PRT12_DM1
#define M2_IN2__DM2 CYREG_PRT12_DM2
#define M2_IN2__DR CYREG_PRT12_DR
#define M2_IN2__INP_DIS CYREG_PRT12_INP_DIS
#define M2_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define M2_IN2__MASK 0x20u
#define M2_IN2__PORT 12u
#define M2_IN2__PRT CYREG_PRT12_PRT
#define M2_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define M2_IN2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define M2_IN2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define M2_IN2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define M2_IN2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define M2_IN2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define M2_IN2__PS CYREG_PRT12_PS
#define M2_IN2__SHIFT 5u
#define M2_IN2__SIO_CFG CYREG_PRT12_SIO_CFG
#define M2_IN2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define M2_IN2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define M2_IN2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define M2_IN2__SLW CYREG_PRT12_SLW

/* R_ENCD */
#define R_ENCD__0__INTTYPE CYREG_PICU1_INTTYPE6
#define R_ENCD__0__MASK 0x40u
#define R_ENCD__0__PC CYREG_PRT1_PC6
#define R_ENCD__0__PORT 1u
#define R_ENCD__0__SHIFT 6u
#define R_ENCD__AG CYREG_PRT1_AG
#define R_ENCD__AMUX CYREG_PRT1_AMUX
#define R_ENCD__BIE CYREG_PRT1_BIE
#define R_ENCD__BIT_MASK CYREG_PRT1_BIT_MASK
#define R_ENCD__BYP CYREG_PRT1_BYP
#define R_ENCD__CTL CYREG_PRT1_CTL
#define R_ENCD__DM0 CYREG_PRT1_DM0
#define R_ENCD__DM1 CYREG_PRT1_DM1
#define R_ENCD__DM2 CYREG_PRT1_DM2
#define R_ENCD__DR CYREG_PRT1_DR
#define R_ENCD__INP_DIS CYREG_PRT1_INP_DIS
#define R_ENCD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define R_ENCD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define R_ENCD__LCD_EN CYREG_PRT1_LCD_EN
#define R_ENCD__MASK 0x40u
#define R_ENCD__PORT 1u
#define R_ENCD__PRT CYREG_PRT1_PRT
#define R_ENCD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define R_ENCD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define R_ENCD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define R_ENCD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define R_ENCD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define R_ENCD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define R_ENCD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define R_ENCD__PS CYREG_PRT1_PS
#define R_ENCD__SHIFT 6u
#define R_ENCD__SLW CYREG_PRT1_SLW

/* L_ENCD2 */
#define L_ENCD2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define L_ENCD2__0__MASK 0x40u
#define L_ENCD2__0__PC CYREG_PRT0_PC6
#define L_ENCD2__0__PORT 0u
#define L_ENCD2__0__SHIFT 6u
#define L_ENCD2__AG CYREG_PRT0_AG
#define L_ENCD2__AMUX CYREG_PRT0_AMUX
#define L_ENCD2__BIE CYREG_PRT0_BIE
#define L_ENCD2__BIT_MASK CYREG_PRT0_BIT_MASK
#define L_ENCD2__BYP CYREG_PRT0_BYP
#define L_ENCD2__CTL CYREG_PRT0_CTL
#define L_ENCD2__DM0 CYREG_PRT0_DM0
#define L_ENCD2__DM1 CYREG_PRT0_DM1
#define L_ENCD2__DM2 CYREG_PRT0_DM2
#define L_ENCD2__DR CYREG_PRT0_DR
#define L_ENCD2__INP_DIS CYREG_PRT0_INP_DIS
#define L_ENCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define L_ENCD2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define L_ENCD2__LCD_EN CYREG_PRT0_LCD_EN
#define L_ENCD2__MASK 0x40u
#define L_ENCD2__PORT 0u
#define L_ENCD2__PRT CYREG_PRT0_PRT
#define L_ENCD2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define L_ENCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define L_ENCD2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define L_ENCD2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define L_ENCD2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define L_ENCD2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define L_ENCD2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define L_ENCD2__PS CYREG_PRT0_PS
#define L_ENCD2__SHIFT 6u
#define L_ENCD2__SLW CYREG_PRT0_SLW

/* R_ENCD2 */
#define R_ENCD2__0__INTTYPE CYREG_PICU1_INTTYPE7
#define R_ENCD2__0__MASK 0x80u
#define R_ENCD2__0__PC CYREG_PRT1_PC7
#define R_ENCD2__0__PORT 1u
#define R_ENCD2__0__SHIFT 7u
#define R_ENCD2__AG CYREG_PRT1_AG
#define R_ENCD2__AMUX CYREG_PRT1_AMUX
#define R_ENCD2__BIE CYREG_PRT1_BIE
#define R_ENCD2__BIT_MASK CYREG_PRT1_BIT_MASK
#define R_ENCD2__BYP CYREG_PRT1_BYP
#define R_ENCD2__CTL CYREG_PRT1_CTL
#define R_ENCD2__DM0 CYREG_PRT1_DM0
#define R_ENCD2__DM1 CYREG_PRT1_DM1
#define R_ENCD2__DM2 CYREG_PRT1_DM2
#define R_ENCD2__DR CYREG_PRT1_DR
#define R_ENCD2__INP_DIS CYREG_PRT1_INP_DIS
#define R_ENCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define R_ENCD2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define R_ENCD2__LCD_EN CYREG_PRT1_LCD_EN
#define R_ENCD2__MASK 0x80u
#define R_ENCD2__PORT 1u
#define R_ENCD2__PRT CYREG_PRT1_PRT
#define R_ENCD2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define R_ENCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define R_ENCD2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define R_ENCD2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define R_ENCD2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define R_ENCD2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define R_ENCD2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define R_ENCD2__PS CYREG_PRT1_PS
#define R_ENCD2__SHIFT 7u
#define R_ENCD2__SLW CYREG_PRT1_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x04u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x04u
#define Timer_1_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR2_SR0

/* Clock_PWM */
#define Clock_PWM__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_PWM__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_PWM__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM__INDEX 0x02u
#define Clock_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM__PM_ACT_MSK 0x04u
#define Clock_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM__PM_STBY_MSK 0x04u

/* QuadDec_1 */
#define QuadDec_1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define QuadDec_1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* QuadDec_2 */
#define QuadDec_2_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_2_bQuadDec_Stsreg__0__POS 0
#define QuadDec_2_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_2_bQuadDec_Stsreg__1__POS 1
#define QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDec_2_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_2_bQuadDec_Stsreg__2__POS 2
#define QuadDec_2_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_2_bQuadDec_Stsreg__3__POS 3
#define QuadDec_2_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_2_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_2_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB08_ST

/* isr_eoc_1 */
#define isr_eoc_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_eoc_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_eoc_1__INTC_MASK 0x02u
#define isr_eoc_1__INTC_NUMBER 1u
#define isr_eoc_1__INTC_PRIOR_NUM 7u
#define isr_eoc_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_eoc_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_eoc_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_ENCD */
#define Clock_ENCD__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_ENCD__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_ENCD__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_ENCD__CFG2_SRC_SEL_MASK 0x07u
#define Clock_ENCD__INDEX 0x00u
#define Clock_ENCD__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_ENCD__PM_ACT_MSK 0x01u
#define Clock_ENCD__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_ENCD__PM_STBY_MSK 0x01u

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x03u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x08u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x08u

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB10_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB10_ST
#define ADC_SAR_Seq_1_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER 0u
#define ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL 0u
#define ADC_SAR_Seq_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_Seq_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_Seq_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_1_IntClock__INDEX 0x01u
#define ADC_SAR_Seq_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_Seq_1_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL 0u

/* input_signal_0 */
#define input_signal_0__0__INTTYPE CYREG_PICU2_INTTYPE7
#define input_signal_0__0__MASK 0x80u
#define input_signal_0__0__PC CYREG_PRT2_PC7
#define input_signal_0__0__PORT 2u
#define input_signal_0__0__SHIFT 7u
#define input_signal_0__AG CYREG_PRT2_AG
#define input_signal_0__AMUX CYREG_PRT2_AMUX
#define input_signal_0__BIE CYREG_PRT2_BIE
#define input_signal_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define input_signal_0__BYP CYREG_PRT2_BYP
#define input_signal_0__CTL CYREG_PRT2_CTL
#define input_signal_0__DM0 CYREG_PRT2_DM0
#define input_signal_0__DM1 CYREG_PRT2_DM1
#define input_signal_0__DM2 CYREG_PRT2_DM2
#define input_signal_0__DR CYREG_PRT2_DR
#define input_signal_0__INP_DIS CYREG_PRT2_INP_DIS
#define input_signal_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define input_signal_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define input_signal_0__LCD_EN CYREG_PRT2_LCD_EN
#define input_signal_0__MASK 0x80u
#define input_signal_0__PORT 2u
#define input_signal_0__PRT CYREG_PRT2_PRT
#define input_signal_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define input_signal_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define input_signal_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define input_signal_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define input_signal_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define input_signal_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define input_signal_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define input_signal_0__PS CYREG_PRT2_PS
#define input_signal_0__SHIFT 7u
#define input_signal_0__SLW CYREG_PRT2_SLW

/* input_signal_1 */
#define input_signal_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define input_signal_1__0__MASK 0x02u
#define input_signal_1__0__PC CYREG_PRT0_PC1
#define input_signal_1__0__PORT 0u
#define input_signal_1__0__SHIFT 1u
#define input_signal_1__AG CYREG_PRT0_AG
#define input_signal_1__AMUX CYREG_PRT0_AMUX
#define input_signal_1__BIE CYREG_PRT0_BIE
#define input_signal_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define input_signal_1__BYP CYREG_PRT0_BYP
#define input_signal_1__CTL CYREG_PRT0_CTL
#define input_signal_1__DM0 CYREG_PRT0_DM0
#define input_signal_1__DM1 CYREG_PRT0_DM1
#define input_signal_1__DM2 CYREG_PRT0_DM2
#define input_signal_1__DR CYREG_PRT0_DR
#define input_signal_1__INP_DIS CYREG_PRT0_INP_DIS
#define input_signal_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define input_signal_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define input_signal_1__LCD_EN CYREG_PRT0_LCD_EN
#define input_signal_1__MASK 0x02u
#define input_signal_1__PORT 0u
#define input_signal_1__PRT CYREG_PRT0_PRT
#define input_signal_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define input_signal_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define input_signal_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define input_signal_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define input_signal_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define input_signal_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define input_signal_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define input_signal_1__PS CYREG_PRT0_PS
#define input_signal_1__SHIFT 1u
#define input_signal_1__SLW CYREG_PRT0_SLW

/* input_signal_2 */
#define input_signal_2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define input_signal_2__0__MASK 0x20u
#define input_signal_2__0__PC CYREG_PRT2_PC5
#define input_signal_2__0__PORT 2u
#define input_signal_2__0__SHIFT 5u
#define input_signal_2__AG CYREG_PRT2_AG
#define input_signal_2__AMUX CYREG_PRT2_AMUX
#define input_signal_2__BIE CYREG_PRT2_BIE
#define input_signal_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define input_signal_2__BYP CYREG_PRT2_BYP
#define input_signal_2__CTL CYREG_PRT2_CTL
#define input_signal_2__DM0 CYREG_PRT2_DM0
#define input_signal_2__DM1 CYREG_PRT2_DM1
#define input_signal_2__DM2 CYREG_PRT2_DM2
#define input_signal_2__DR CYREG_PRT2_DR
#define input_signal_2__INP_DIS CYREG_PRT2_INP_DIS
#define input_signal_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define input_signal_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define input_signal_2__LCD_EN CYREG_PRT2_LCD_EN
#define input_signal_2__MASK 0x20u
#define input_signal_2__PORT 2u
#define input_signal_2__PRT CYREG_PRT2_PRT
#define input_signal_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define input_signal_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define input_signal_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define input_signal_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define input_signal_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define input_signal_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define input_signal_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define input_signal_2__PS CYREG_PRT2_PS
#define input_signal_2__SHIFT 5u
#define input_signal_2__SLW CYREG_PRT2_SLW

/* input_signal_3 */
#define input_signal_3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define input_signal_3__0__MASK 0x08u
#define input_signal_3__0__PC CYREG_PRT0_PC3
#define input_signal_3__0__PORT 0u
#define input_signal_3__0__SHIFT 3u
#define input_signal_3__AG CYREG_PRT0_AG
#define input_signal_3__AMUX CYREG_PRT0_AMUX
#define input_signal_3__BIE CYREG_PRT0_BIE
#define input_signal_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define input_signal_3__BYP CYREG_PRT0_BYP
#define input_signal_3__CTL CYREG_PRT0_CTL
#define input_signal_3__DM0 CYREG_PRT0_DM0
#define input_signal_3__DM1 CYREG_PRT0_DM1
#define input_signal_3__DM2 CYREG_PRT0_DM2
#define input_signal_3__DR CYREG_PRT0_DR
#define input_signal_3__INP_DIS CYREG_PRT0_INP_DIS
#define input_signal_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define input_signal_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define input_signal_3__LCD_EN CYREG_PRT0_LCD_EN
#define input_signal_3__MASK 0x08u
#define input_signal_3__PORT 0u
#define input_signal_3__PRT CYREG_PRT0_PRT
#define input_signal_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define input_signal_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define input_signal_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define input_signal_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define input_signal_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define input_signal_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define input_signal_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define input_signal_3__PS CYREG_PRT0_PS
#define input_signal_3__SHIFT 3u
#define input_signal_3__SLW CYREG_PRT0_SLW

/* input_signal_4 */
#define input_signal_4__0__INTTYPE CYREG_PICU2_INTTYPE6
#define input_signal_4__0__MASK 0x40u
#define input_signal_4__0__PC CYREG_PRT2_PC6
#define input_signal_4__0__PORT 2u
#define input_signal_4__0__SHIFT 6u
#define input_signal_4__AG CYREG_PRT2_AG
#define input_signal_4__AMUX CYREG_PRT2_AMUX
#define input_signal_4__BIE CYREG_PRT2_BIE
#define input_signal_4__BIT_MASK CYREG_PRT2_BIT_MASK
#define input_signal_4__BYP CYREG_PRT2_BYP
#define input_signal_4__CTL CYREG_PRT2_CTL
#define input_signal_4__DM0 CYREG_PRT2_DM0
#define input_signal_4__DM1 CYREG_PRT2_DM1
#define input_signal_4__DM2 CYREG_PRT2_DM2
#define input_signal_4__DR CYREG_PRT2_DR
#define input_signal_4__INP_DIS CYREG_PRT2_INP_DIS
#define input_signal_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define input_signal_4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define input_signal_4__LCD_EN CYREG_PRT2_LCD_EN
#define input_signal_4__MASK 0x40u
#define input_signal_4__PORT 2u
#define input_signal_4__PRT CYREG_PRT2_PRT
#define input_signal_4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define input_signal_4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define input_signal_4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define input_signal_4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define input_signal_4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define input_signal_4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define input_signal_4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define input_signal_4__PS CYREG_PRT2_PS
#define input_signal_4__SHIFT 6u
#define input_signal_4__SLW CYREG_PRT2_SLW

/* isr_speed_timer */
#define isr_speed_timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_speed_timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_speed_timer__INTC_MASK 0x80000u
#define isr_speed_timer__INTC_NUMBER 19u
#define isr_speed_timer__INTC_PRIOR_NUM 7u
#define isr_speed_timer__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define isr_speed_timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_speed_timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Sensor Test"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
