<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv50_defs.xml" />

<group name="nvc0_rop">
	<array offset="0x000" name="ZROP" stride="0x100" length="1">
		<reg32 offset="0x00" name="CTX_UNK00"/>
		<reg32 offset="0x04" name="CTX_UNK04"/>
		<reg32 offset="0x08" name="CTX_UNK08"/>
		<stripe offset="0x10" name="HW_CGBLK0">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x18" name="HW_CGBLK1">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x20" name="HW_PGBLK0">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x28" name="HW_PGBLK1">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<reg32 offset="0x40" name="CTX_UNK40" variants="NVE4-"/>
		<reg32 offset="0x70" name="TRAP">
			<bitfield name="CLEAR" pos="30" />
			<bitfield name="ENABLE" pos="31" />
		</reg32>
	</array>
	<array offset="0x100" name="CROP" stride="0x100" length="1">
		<reg32 offset="0x00" name="CTX_UNK00"/>
		<reg32 offset="0x04" name="CTX_UNK04"/>
		<reg32 offset="0x08" name="CTX_UNK08"/>
		<reg32 offset="0x0c" name="CTX_UNK0C"/> <!-- ctx-switched separately per partition -->
		<reg32 offset="0x14" name="PM_UNK14" length="8"/>
		<reg32 offset="0x44" name="TRAP">
			<bitfield name="CLEAR" pos="30" />
			<bitfield name="ENABLE" pos="31" />
		</reg32>
		<reg32 offset="0x80" name="CTX_UNK80"/>
		<reg32 offset="0x88" name="PM_UNK88" length="2"/>
		<stripe offset="0xa8" name="HW_CGBLK">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<reg32 offset="0xb0" name="BLCG1"/>
		<reg32 offset="0xb8" name="BLCG2"/>
		<stripe offset="0xc0" name="HW_PGBLK0">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0xc8" name="HW_PGBLK1">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0xd0" name="HW_PGBLK2">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
	</array>
	<reg32 offset="0x200" name="VSTATUS" access="r">
		<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
		<bitfield low="3" high="5" name="UNK1" type="NV50_VSTATUS"/>
		<bitfield low="6" high="8" name="UNK2" type="NV50_VSTATUS"/>
		<bitfield low="9" high="11" name="PCOUNTER" type="NV50_VSTATUS"/>
		<bitfield low="12" high="14" name="UNK4" type="NV50_VSTATUS"/>
		<bitfield low="15" high="17" name="UNK5" type="NV50_VSTATUS"/>
	</reg32>
	<reg32 offset="0x204" name="TRAP">
		<bitfield pos="0" name="CROP"/>
		<bitfield pos="1" name="ZROP"/>
	</reg32>
	<reg32 offset="0x208" name="TRAP_EN">
		<bitfield pos="0" name="CROP"/>
		<bitfield pos="1" name="ZROP"/>
	</reg32>
	<reg32 offset="0x210" name="RED_SWITCH">
		<bitfield pos="2" name="PAUSE_ROP"/>
		<bitfield pos="6" name="POWER_ROP"/>
		<bitfield pos="10" name="ENABLE_ROP"/>
	</reg32>
	<reg32 offset="0x224" name="SLCG0"/>
	<stripe offset="0x280" name="HW_CGBLK1">
		<use-group name="nvc0_hw_cgblk"/>
	</stripe>
	<stripe offset="0x288" name="HW_CGBLK2">
		<use-group name="nvc0_hw_cgblk"/>
	</stripe>
	<stripe offset="0x290" name="HW_CGBLK3">
		<use-group name="nvc0_hw_cgblk"/>
	</stripe>
	<stripe offset="0x298" name="HW_CGBLK4">
		<use-group name="nvc0_hw_cgblk"/>
	</stripe>
	<stripe offset="0x2a0" name="HW_CGBLK5">
		<use-group name="nvc0_hw_cgblk"/>
	</stripe>
	<stripe offset="0x2a8" name="HW_CGBLK6">
		<use-group name="nvc0_hw_cgblk"/>
	</stripe>
	<stripe offset="0x2c0" name="HW_CGBLK0">
		<use-group name="nvc0_hw_pgblk"/>
	</stripe>
	<stripe offset="0x2c8" name="HW_PGBLK1">
		<use-group name="nvc0_hw_pgblk"/>
	</stripe>
	<stripe offset="0x2d0" name="HW_PGBLK2">
		<use-group name="nvc0_hw_pgblk"/>
	</stripe>
	<stripe offset="0x2d8" name="HW_PGBLK3">
		<use-group name="nvc0_hw_pgblk"/>
	</stripe>
	<stripe offset="0x2e0" name="HW_PGBLK4">
		<use-group name="nvc0_hw_pgblk"/>
	</stripe>
	<stripe offset="0x2e8" name="HW_PGBLK5">
		<use-group name="nvc0_hw_pgblk"/>
	</stripe>
</group>

</database>
