<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="367" />
   <irq preferredWidth="47" />
   <inputclock preferredWidth="101" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/DSP/Video and Image Processing,Project,Library/DSP" />
 <window width="1296" height="1040" x="1272" y="-108" />
 <hdlexample language="VERILOG" />
</preferences>
