

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:02:41 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_33 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      228|      228|  2.280 us|  2.280 us|  229|  229|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 42 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 43 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 44 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add122_229_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add122_229_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add4730_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add4730_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add47_131_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add47_131_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add47_232_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add47_232_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add47_333_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add47_333_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add47_434_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add47_434_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add47_535_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add47_535_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add47_636_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add47_636_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add47_737_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add47_737_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg1_read, i32 3, i32 63" [d2.cpp:22]   --->   Operation 72 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg2_read, i32 3, i32 63" [d2.cpp:29]   --->   Operation 73 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %out1_read, i32 3, i32 63" [d2.cpp:82]   --->   Operation 74 'partselect' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i61 %trunc_ln22_1" [d2.cpp:22]   --->   Operation 75 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln22" [d2.cpp:22]   --->   Operation 76 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 78 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 79 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 80 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 81 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 82 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 84 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d2.cpp:22]   --->   Operation 85 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 86 [1/2] (1.22ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d2.cpp:22]   --->   Operation 86 'call' 'call_ln22' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i61 %trunc_ln29_1" [d2.cpp:29]   --->   Operation 87 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln29" [d2.cpp:29]   --->   Operation 88 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 89 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 90 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 90 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 91 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 91 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 92 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 92 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 93 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 93 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 94 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 94 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 95 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 95 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 96 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 96 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d2.cpp:29]   --->   Operation 97 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 98 [1/2] (1.22ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d2.cpp:29]   --->   Operation 98 'call' 'call_ln29' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 99 [1/1] (1.08ns)   --->   "%empty_36 = add i64 %arg2_read, i64 64"   --->   Operation 99 'add' 'empty_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %empty_36, i32 3, i32 63"   --->   Operation 100 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i61 %p_cast"   --->   Operation 101 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i64 %mem, i64 %p_cast_cast"   --->   Operation 102 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [8/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 103 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 104 [7/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 104 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 105 [6/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 105 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 106 [5/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 106 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 107 [4/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 107 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 108 [3/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 108 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 109 [2/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 109 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 110 [1/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 110 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 111 [1/1] (7.30ns)   --->   "%mem_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_2"   --->   Operation 111 'read' 'mem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 5.96>
ST_31 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i64 %arg1_r_8_loc"   --->   Operation 112 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i64 %arg1_r_7_loc"   --->   Operation 113 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i64 %arg1_r_6_loc"   --->   Operation 114 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i64 %arg1_r_5_loc"   --->   Operation 115 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i64 %arg1_r_4_loc"   --->   Operation 116 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i64 %arg1_r_3_loc"   --->   Operation 117 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 118 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i64 %arg1_r_2_loc"   --->   Operation 118 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i64 %arg1_r_1_loc"   --->   Operation 119 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 120 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i64 %arg1_r_loc"   --->   Operation 120 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 121 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i64 %arg2_r_8_loc"   --->   Operation 121 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 122 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i64 %arg2_r_7_loc"   --->   Operation 122 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 123 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i64 %arg2_r_6_loc"   --->   Operation 123 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 124 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i64 %arg2_r_5_loc"   --->   Operation 124 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i64 %arg2_r_4_loc"   --->   Operation 125 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i64 %arg2_r_3_loc"   --->   Operation 126 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i64 %arg2_r_2_loc"   --->   Operation 127 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 128 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i64 %arg2_r_1_loc"   --->   Operation 128 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 129 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i64 %arg2_r_loc"   --->   Operation 129 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 130 [1/1] (0.00ns)   --->   "%empty_37 = shl i64 %mem_addr_2_read, i64 1"   --->   Operation 130 'shl' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 131 [2/2] (1.08ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %mem, i64 %arg1_read, i64 %arg2_read, i64 %empty_37, i128 %add47_737_loc, i128 %add47_636_loc, i128 %add47_535_loc, i128 %add47_434_loc, i128 %add47_333_loc, i128 %add47_232_loc, i128 %add47_131_loc, i128 %add4730_loc"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 132 [2/2] (5.96ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_60_5, i64 %arg1_r_2_loc_load, i64 %arg1_r_3_loc_load, i64 %arg1_r_4_loc_load, i64 %arg1_r_5_loc_load, i64 %arg1_r_6_loc_load, i64 %arg1_r_7_loc_load, i64 %arg1_r_8_loc_load, i64 %arg2_r_loc_load, i64 %arg2_r_1_loc_load, i64 %arg2_r_2_loc_load, i64 %arg2_r_3_loc_load, i64 %arg2_r_4_loc_load, i64 %arg2_r_5_loc_load, i64 %arg2_r_6_loc_load, i64 %arg1_r_1_loc_load, i64 %arg2_r_7_loc_load, i64 %arg1_r_loc_load, i64 %arg2_r_8_loc_load, i128 %add122_229_loc"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 5.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.22>
ST_32 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %mem, i64 %arg1_read, i64 %arg2_read, i64 %empty_37, i128 %add47_737_loc, i128 %add47_636_loc, i128 %add47_535_loc, i128 %add47_434_loc, i128 %add47_333_loc, i128 %add47_232_loc, i128 %add47_131_loc, i128 %add4730_loc"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 134 [1/2] (1.22ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_60_5, i64 %arg1_r_2_loc_load, i64 %arg1_r_3_loc_load, i64 %arg1_r_4_loc_load, i64 %arg1_r_5_loc_load, i64 %arg1_r_6_loc_load, i64 %arg1_r_7_loc_load, i64 %arg1_r_8_loc_load, i64 %arg2_r_loc_load, i64 %arg2_r_1_loc_load, i64 %arg2_r_2_loc_load, i64 %arg2_r_3_loc_load, i64 %arg2_r_4_loc_load, i64 %arg2_r_5_loc_load, i64 %arg2_r_6_loc_load, i64 %arg1_r_1_loc_load, i64 %arg2_r_7_loc_load, i64 %arg1_r_loc_load, i64 %arg2_r_8_loc_load, i128 %add122_229_loc"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.15>
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "%add47_737_loc_load = load i128 %add47_737_loc"   --->   Operation 135 'load' 'add47_737_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 136 [1/1] (0.00ns)   --->   "%add47_636_loc_load = load i128 %add47_636_loc"   --->   Operation 136 'load' 'add47_636_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 137 [1/1] (0.00ns)   --->   "%add47_535_loc_load = load i128 %add47_535_loc"   --->   Operation 137 'load' 'add47_535_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i128 %add47_737_loc_load" [d2.cpp:70]   --->   Operation 138 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add47_737_loc_load, i32 58, i32 127" [d2.cpp:70]   --->   Operation 139 'partselect' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i70 %trunc_ln70_2" [d2.cpp:70]   --->   Operation 140 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 141 [1/1] (1.57ns)   --->   "%add_ln70 = add i128 %add47_636_loc_load, i128 %sext_ln70" [d2.cpp:70]   --->   Operation 141 'add' 'add_ln70' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln70_3 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70, i32 58, i32 127" [d2.cpp:70]   --->   Operation 142 'partselect' 'trunc_ln70_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i70 %trunc_ln70_3" [d2.cpp:70]   --->   Operation 143 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 144 [1/1] (1.57ns)   --->   "%add_ln70_1 = add i128 %add47_535_loc_load, i128 %sext_ln70_1" [d2.cpp:70]   --->   Operation 144 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln70_4 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_1, i32 58, i32 127" [d2.cpp:70]   --->   Operation 145 'partselect' 'trunc_ln70_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i128 %add47_636_loc_load" [d2.cpp:71]   --->   Operation 146 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln71_3 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add47_737_loc_load, i32 58, i32 115" [d2.cpp:71]   --->   Operation 147 'partselect' 'trunc_ln71_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 148 [1/1] (1.09ns)   --->   "%add_ln71_1 = add i58 %trunc_ln71_3, i58 %trunc_ln71" [d2.cpp:71]   --->   Operation 148 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i128 %add47_535_loc_load" [d2.cpp:72]   --->   Operation 149 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70, i32 58, i32 115" [d2.cpp:72]   --->   Operation 150 'partselect' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (1.09ns)   --->   "%add_ln72_1 = add i58 %trunc_ln72_2, i58 %trunc_ln72" [d2.cpp:72]   --->   Operation 151 'add' 'add_ln72_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_1, i32 58, i32 115" [d2.cpp:73]   --->   Operation 152 'partselect' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 153 [1/1] (0.00ns)   --->   "%add47_434_loc_load = load i128 %add47_434_loc"   --->   Operation 153 'load' 'add47_434_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 154 [1/1] (0.00ns)   --->   "%add47_333_loc_load = load i128 %add47_333_loc"   --->   Operation 154 'load' 'add47_333_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 155 [1/1] (0.00ns)   --->   "%add47_232_loc_load = load i128 %add47_232_loc"   --->   Operation 155 'load' 'add47_232_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%add47_131_loc_load = load i128 %add47_131_loc"   --->   Operation 156 'load' 'add47_131_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i70 %trunc_ln70_4" [d2.cpp:70]   --->   Operation 157 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 158 [1/1] (1.57ns)   --->   "%add_ln70_2 = add i128 %add47_434_loc_load, i128 %sext_ln70_2" [d2.cpp:70]   --->   Operation 158 'add' 'add_ln70_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln70_5 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_2, i32 58, i32 127" [d2.cpp:70]   --->   Operation 159 'partselect' 'trunc_ln70_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i70 %trunc_ln70_5" [d2.cpp:70]   --->   Operation 160 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 161 [1/1] (1.57ns)   --->   "%add_ln70_3 = add i128 %add47_333_loc_load, i128 %sext_ln70_3" [d2.cpp:70]   --->   Operation 161 'add' 'add_ln70_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln70_6 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_3, i32 58, i32 127" [d2.cpp:70]   --->   Operation 162 'partselect' 'trunc_ln70_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i70 %trunc_ln70_6" [d2.cpp:70]   --->   Operation 163 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 164 [1/1] (1.57ns)   --->   "%add_ln70_4 = add i128 %add47_232_loc_load, i128 %sext_ln70_4" [d2.cpp:70]   --->   Operation 164 'add' 'add_ln70_4' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln70_7 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_4, i32 58, i32 127" [d2.cpp:70]   --->   Operation 165 'partselect' 'trunc_ln70_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i70 %trunc_ln70_7" [d2.cpp:70]   --->   Operation 166 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 167 [1/1] (1.57ns)   --->   "%add_ln70_5 = add i128 %add47_131_loc_load, i128 %sext_ln70_5" [d2.cpp:70]   --->   Operation 167 'add' 'add_ln70_5' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln70_8 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_5, i32 58, i32 127" [d2.cpp:70]   --->   Operation 168 'partselect' 'trunc_ln70_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i128 %add47_434_loc_load" [d2.cpp:73]   --->   Operation 169 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [1/1] (1.09ns)   --->   "%out1_w_3 = add i58 %trunc_ln73_1, i58 %trunc_ln73" [d2.cpp:73]   --->   Operation 170 'add' 'out1_w_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i128 %add47_333_loc_load" [d2.cpp:74]   --->   Operation 171 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_2, i32 58, i32 115" [d2.cpp:74]   --->   Operation 172 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 173 [1/1] (1.09ns)   --->   "%out1_w_4 = add i58 %trunc_ln74_1, i58 %trunc_ln74" [d2.cpp:74]   --->   Operation 173 'add' 'out1_w_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i128 %add47_232_loc_load" [d2.cpp:75]   --->   Operation 174 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_3, i32 58, i32 115" [d2.cpp:75]   --->   Operation 175 'partselect' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (1.09ns)   --->   "%out1_w_5 = add i58 %trunc_ln75_1, i58 %trunc_ln75" [d2.cpp:75]   --->   Operation 176 'add' 'out1_w_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i128 %add47_131_loc_load" [d2.cpp:76]   --->   Operation 177 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_4, i32 58, i32 115" [d2.cpp:76]   --->   Operation 178 'partselect' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 179 [1/1] (1.09ns)   --->   "%out1_w_6 = add i58 %trunc_ln76_1, i58 %trunc_ln76" [d2.cpp:76]   --->   Operation 179 'add' 'out1_w_6' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_5, i32 58, i32 115" [d2.cpp:77]   --->   Operation 180 'partselect' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i61 %trunc_ln82_1" [d2.cpp:82]   --->   Operation 181 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%mem_addr_16 = getelementptr i64 %mem, i64 %sext_ln82" [d2.cpp:82]   --->   Operation 182 'getelementptr' 'mem_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 183 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %mem_addr_16, i32 9" [d2.cpp:82]   --->   Operation 183 'writereq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 184 [1/1] (0.00ns)   --->   "%add4730_loc_load = load i128 %add4730_loc"   --->   Operation 184 'load' 'add4730_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%add122_229_loc_load = load i128 %add122_229_loc"   --->   Operation 185 'load' 'add122_229_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i70 %trunc_ln70_8" [d2.cpp:70]   --->   Operation 186 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (1.57ns)   --->   "%add_ln70_6 = add i128 %add4730_loc_load, i128 %sext_ln70_6" [d2.cpp:70]   --->   Operation 187 'add' 'add_ln70_6' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln70_9 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_6, i32 58, i32 127" [d2.cpp:70]   --->   Operation 188 'partselect' 'trunc_ln70_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i70 %trunc_ln70_9" [d2.cpp:70]   --->   Operation 189 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 190 [1/1] (1.57ns)   --->   "%add_ln70_7 = add i128 %add122_229_loc_load, i128 %sext_ln70_7" [d2.cpp:70]   --->   Operation 190 'add' 'add_ln70_7' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_7, i32 57, i32 114" [d2.cpp:70]   --->   Operation 191 'partselect' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (1.09ns)   --->   "%out1_w = add i58 %trunc_ln70_1, i58 %trunc_ln70" [d2.cpp:70]   --->   Operation 192 'add' 'out1_w' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i58 %trunc_ln70" [d2.cpp:71]   --->   Operation 193 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i71 @_ssdm_op_PartSelect.i71.i128.i32.i32, i128 %add_ln70_7, i32 57, i32 127" [d2.cpp:71]   --->   Operation 194 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i71 %trunc_ln5" [d2.cpp:71]   --->   Operation 195 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (1.13ns)   --->   "%add_ln71 = add i72 %sext_ln71, i72 %zext_ln71" [d2.cpp:71]   --->   Operation 196 'add' 'add_ln71' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = partselect i14 @_ssdm_op_PartSelect.i14.i72.i32.i32, i72 %add_ln71, i32 58, i32 71" [d2.cpp:71]   --->   Operation 197 'partselect' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i14 %trunc_ln71_1" [d2.cpp:71]   --->   Operation 198 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i14 %trunc_ln71_1" [d2.cpp:71]   --->   Operation 199 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (1.09ns)   --->   "%out1_w_1 = add i58 %sext_ln71_2, i58 %add_ln71_1" [d2.cpp:71]   --->   Operation 200 'add' 'out1_w_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i58 %add_ln71_1" [d2.cpp:72]   --->   Operation 201 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (1.09ns)   --->   "%add_ln72 = add i60 %sext_ln71_1, i60 %zext_ln72" [d2.cpp:72]   --->   Operation 202 'add' 'add_ln72' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i60.i32.i32, i60 %add_ln72, i32 58, i32 59" [d2.cpp:72]   --->   Operation 203 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i2 %tmp" [d2.cpp:72]   --->   Operation 204 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i6 %sext_ln72" [d2.cpp:72]   --->   Operation 205 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i58 %add_ln72_1" [d2.cpp:72]   --->   Operation 206 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 207 [1/1] (1.09ns)   --->   "%out1_w_2 = add i59 %zext_ln72_2, i59 %zext_ln72_1" [d2.cpp:72]   --->   Operation 207 'add' 'out1_w_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i128 %add4730_loc_load" [d2.cpp:77]   --->   Operation 208 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 209 [1/1] (1.09ns)   --->   "%out1_w_7 = add i58 %trunc_ln77_1, i58 %trunc_ln77" [d2.cpp:77]   --->   Operation 209 'add' 'out1_w_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i57 @_ssdm_op_PartSelect.i57.i128.i32.i32, i128 %add_ln70_6, i32 58, i32 114" [d2.cpp:78]   --->   Operation 210 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i128 %add122_229_loc_load" [d2.cpp:78]   --->   Operation 211 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (1.09ns)   --->   "%out1_w_8 = add i57 %trunc_ln78, i57 %trunc_ln" [d2.cpp:78]   --->   Operation 212 'add' 'out1_w_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 213 [2/2] (0.77ns)   --->   "%call_ln82 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln82_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d2.cpp:82]   --->   Operation 213 'call' 'call_ln82' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln82 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln82_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d2.cpp:82]   --->   Operation 214 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 215 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 215 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 216 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 216 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 217 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 217 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 218 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 218 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 219 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [d2.cpp:3]   --->   Operation 219 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 229 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 229 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [d2.cpp:87]   --->   Operation 230 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:22) [47]  (0.000 ns)
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [48]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln22', d2.cpp:22) to 'test_Pipeline_ARRAY_1_READ' [49]  (1.224 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:29) [61]  (0.000 ns)
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d2.cpp:29) on port 'mem' (d2.cpp:29) [62]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln29', d2.cpp:29) to 'test_Pipeline_ARRAY_2_READ' [63]  (1.224 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2') [76]  (0.000 ns)
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [77]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('mem_addr_2_read') on port 'mem' [78]  (7.300 ns)

 <State 31>: 5.961ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [50]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_60_5' [89]  (5.961 ns)

 <State 32>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_60_5' [89]  (1.224 ns)

 <State 33>: 3.158ns
The critical path consists of the following:
	'load' operation ('add47_737_loc_load') on local variable 'add47_737_loc' [81]  (0.000 ns)
	'add' operation ('add_ln70', d2.cpp:70) [94]  (1.579 ns)
	'add' operation ('add_ln70_1', d2.cpp:70) [97]  (1.579 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_16', d2.cpp:82) [159]  (0.000 ns)
	bus request operation ('empty_38', d2.cpp:82) on port 'mem' (d2.cpp:82) [160]  (7.300 ns)

 <State 35>: 7.253ns
The critical path consists of the following:
	'load' operation ('add4730_loc_load') on local variable 'add4730_loc' [88]  (0.000 ns)
	'add' operation ('add_ln70_6', d2.cpp:70) [112]  (1.579 ns)
	'add' operation ('add_ln70_7', d2.cpp:70) [115]  (1.579 ns)
	'add' operation ('add_ln71', d2.cpp:71) [121]  (1.139 ns)
	'add' operation ('add_ln72', d2.cpp:72) [130]  (1.093 ns)
	'add' operation ('out1_w', d2.cpp:72) [138]  (1.093 ns)
	'call' operation ('call_ln82', d2.cpp:82) to 'test_Pipeline_ARRAY_WRITE' [161]  (0.770 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:87) on port 'mem' (d2.cpp:87) [162]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:87) on port 'mem' (d2.cpp:87) [162]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:87) on port 'mem' (d2.cpp:87) [162]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:87) on port 'mem' (d2.cpp:87) [162]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:87) on port 'mem' (d2.cpp:87) [162]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
