# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../Lab3Controlador.srcs/sources_1/new/Controlador.vhd" \
"../../../../Lab3Controlador.srcs/sources_1/new/Reg.vhd" \
"../../../../Lab3Controlador.srcs/sim_1/new/tb_Controlador.vhd" \

# Do not sort compile order
nosort
