/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Rx__0__MASK, 0x10
.set Rx__0__PC, CYREG_PRT3_PC4
.set Rx__0__PORT, 3
.set Rx__0__SHIFT, 4
.set Rx__AG, CYREG_PRT3_AG
.set Rx__AMUX, CYREG_PRT3_AMUX
.set Rx__BIE, CYREG_PRT3_BIE
.set Rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx__BYP, CYREG_PRT3_BYP
.set Rx__CTL, CYREG_PRT3_CTL
.set Rx__DM0, CYREG_PRT3_DM0
.set Rx__DM1, CYREG_PRT3_DM1
.set Rx__DM2, CYREG_PRT3_DM2
.set Rx__DR, CYREG_PRT3_DR
.set Rx__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx__MASK, 0x10
.set Rx__PORT, 3
.set Rx__PRT, CYREG_PRT3_PRT
.set Rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx__PS, CYREG_PRT3_PS
.set Rx__SHIFT, 4
.set Rx__SLW, CYREG_PRT3_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Tx__0__MASK, 0x01
.set Tx__0__PC, CYREG_PRT3_PC0
.set Tx__0__PORT, 3
.set Tx__0__SHIFT, 0
.set Tx__AG, CYREG_PRT3_AG
.set Tx__AMUX, CYREG_PRT3_AMUX
.set Tx__BIE, CYREG_PRT3_BIE
.set Tx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx__BYP, CYREG_PRT3_BYP
.set Tx__CTL, CYREG_PRT3_CTL
.set Tx__DM0, CYREG_PRT3_DM0
.set Tx__DM1, CYREG_PRT3_DM1
.set Tx__DM2, CYREG_PRT3_DM2
.set Tx__DR, CYREG_PRT3_DR
.set Tx__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx__MASK, 0x01
.set Tx__PORT, 3
.set Tx__PRT, CYREG_PRT3_PRT
.set Tx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx__PS, CYREG_PRT3_PS
.set Tx__SHIFT, 0
.set Tx__SLW, CYREG_PRT3_SLW

/* ADC */
.set ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_Bypass__0__MASK, 0x04
.set ADC_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_Bypass__0__PORT, 0
.set ADC_Bypass__0__SHIFT, 2
.set ADC_Bypass__AG, CYREG_PRT0_AG
.set ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Bypass__DR, CYREG_PRT0_DR
.set ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Bypass__MASK, 0x04
.set ADC_Bypass__PORT, 0
.set ADC_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Bypass__PS, CYREG_PRT0_PS
.set ADC_Bypass__SHIFT, 2
.set ADC_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_data_ready__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_data_ready__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_data_ready__INTC_MASK, 0x01
.set ADC_data_ready__INTC_NUMBER, 0
.set ADC_data_ready__INTC_PRIOR_NUM, 7
.set ADC_data_ready__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_data_ready__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_data_ready__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_DMA__DRQ_NUMBER, 0
.set ADC_DMA__NUMBEROF_TDS, 0
.set ADC_DMA__PRIORITY, 7
.set ADC_DMA__TERMIN_EN, 0
.set ADC_DMA__TERMIN_SEL, 0
.set ADC_DMA__TERMOUT0_EN, 1
.set ADC_DMA__TERMOUT0_SEL, 0
.set ADC_DMA__TERMOUT1_EN, 0
.set ADC_DMA__TERMOUT1_SEL, 0
.set ADC_DMA_peak__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_DMA_peak__DRQ_NUMBER, 1
.set ADC_DMA_peak__NUMBEROF_TDS, 0
.set ADC_DMA_peak__PRIORITY, 2
.set ADC_DMA_peak__TERMIN_EN, 0
.set ADC_DMA_peak__TERMIN_SEL, 0
.set ADC_DMA_peak__TERMOUT0_EN, 1
.set ADC_DMA_peak__TERMOUT0_SEL, 1
.set ADC_DMA_peak__TERMOUT1_EN, 0
.set ADC_DMA_peak__TERMOUT1_SEL, 0
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x04
.set ADC_IRQ__INTC_NUMBER, 2
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_peak_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_peak_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_peak_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_peak_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_peak_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_peak_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_peak_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_peak_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_peak_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_peak_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_peak_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_peak_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_peak_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_peak_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_peak_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_peak_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_peak_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_peak_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_peak_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_peak_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_peak_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_peak_Bypass__0__MASK, 0x10
.set ADC_peak_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_peak_Bypass__0__PORT, 0
.set ADC_peak_Bypass__0__SHIFT, 4
.set ADC_peak_Bypass__AG, CYREG_PRT0_AG
.set ADC_peak_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_peak_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_peak_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_peak_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_peak_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_peak_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_peak_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_peak_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_peak_Bypass__DR, CYREG_PRT0_DR
.set ADC_peak_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_peak_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_peak_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_peak_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_peak_Bypass__MASK, 0x10
.set ADC_peak_Bypass__PORT, 0
.set ADC_peak_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_peak_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_peak_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_peak_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_peak_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_peak_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_peak_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_peak_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_peak_Bypass__PS, CYREG_PRT0_PS
.set ADC_peak_Bypass__SHIFT, 4
.set ADC_peak_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_peak_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_peak_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_peak_IRQ__INTC_MASK, 0x08
.set ADC_peak_IRQ__INTC_NUMBER, 3
.set ADC_peak_IRQ__INTC_PRIOR_NUM, 7
.set ADC_peak_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ADC_peak_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_peak_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_peak_ready__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_peak_ready__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_peak_ready__INTC_MASK, 0x02
.set ADC_peak_ready__INTC_NUMBER, 1
.set ADC_peak_ready__INTC_PRIOR_NUM, 7
.set ADC_peak_ready__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_peak_ready__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_peak_ready__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_peak_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_peak_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_peak_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_peak_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_peak_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_peak_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_peak_theACLK__INDEX, 0x01
.set ADC_peak_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_peak_theACLK__PM_ACT_MSK, 0x02
.set ADC_peak_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_peak_theACLK__PM_STBY_MSK, 0x02
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG2_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG2_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG2_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG2_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x02
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x04
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x04
.set ADC_therm_DEC__COHER, CYREG_DEC_COHER
.set ADC_therm_DEC__CR, CYREG_DEC_CR
.set ADC_therm_DEC__DR1, CYREG_DEC_DR1
.set ADC_therm_DEC__DR2, CYREG_DEC_DR2
.set ADC_therm_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_therm_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_therm_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_therm_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_therm_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_therm_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_therm_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_therm_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_therm_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_therm_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_therm_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_therm_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_therm_DEC__PM_ACT_MSK, 0x01
.set ADC_therm_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_therm_DEC__PM_STBY_MSK, 0x01
.set ADC_therm_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_therm_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_therm_DEC__SR, CYREG_DEC_SR
.set ADC_therm_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_therm_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_therm_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_therm_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_therm_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_therm_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_therm_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_therm_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_therm_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_therm_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_therm_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_therm_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_therm_DSM__CLK, CYREG_DSM0_CLK
.set ADC_therm_DSM__CR0, CYREG_DSM0_CR0
.set ADC_therm_DSM__CR1, CYREG_DSM0_CR1
.set ADC_therm_DSM__CR10, CYREG_DSM0_CR10
.set ADC_therm_DSM__CR11, CYREG_DSM0_CR11
.set ADC_therm_DSM__CR12, CYREG_DSM0_CR12
.set ADC_therm_DSM__CR13, CYREG_DSM0_CR13
.set ADC_therm_DSM__CR14, CYREG_DSM0_CR14
.set ADC_therm_DSM__CR15, CYREG_DSM0_CR15
.set ADC_therm_DSM__CR16, CYREG_DSM0_CR16
.set ADC_therm_DSM__CR17, CYREG_DSM0_CR17
.set ADC_therm_DSM__CR2, CYREG_DSM0_CR2
.set ADC_therm_DSM__CR3, CYREG_DSM0_CR3
.set ADC_therm_DSM__CR4, CYREG_DSM0_CR4
.set ADC_therm_DSM__CR5, CYREG_DSM0_CR5
.set ADC_therm_DSM__CR6, CYREG_DSM0_CR6
.set ADC_therm_DSM__CR7, CYREG_DSM0_CR7
.set ADC_therm_DSM__CR8, CYREG_DSM0_CR8
.set ADC_therm_DSM__CR9, CYREG_DSM0_CR9
.set ADC_therm_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_therm_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_therm_DSM__MISC, CYREG_DSM0_MISC
.set ADC_therm_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_therm_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_therm_DSM__REF0, CYREG_DSM0_REF0
.set ADC_therm_DSM__REF1, CYREG_DSM0_REF1
.set ADC_therm_DSM__REF2, CYREG_DSM0_REF2
.set ADC_therm_DSM__REF3, CYREG_DSM0_REF3
.set ADC_therm_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_therm_DSM__SW0, CYREG_DSM0_SW0
.set ADC_therm_DSM__SW2, CYREG_DSM0_SW2
.set ADC_therm_DSM__SW3, CYREG_DSM0_SW3
.set ADC_therm_DSM__SW4, CYREG_DSM0_SW4
.set ADC_therm_DSM__SW6, CYREG_DSM0_SW6
.set ADC_therm_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_therm_DSM__TST0, CYREG_DSM0_TST0
.set ADC_therm_DSM__TST1, CYREG_DSM0_TST1
.set ADC_therm_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set ADC_therm_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set ADC_therm_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set ADC_therm_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_therm_Ext_CP_Clk__INDEX, 0x04
.set ADC_therm_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_therm_Ext_CP_Clk__PM_ACT_MSK, 0x10
.set ADC_therm_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_therm_Ext_CP_Clk__PM_STBY_MSK, 0x10
.set ADC_therm_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_therm_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_therm_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_therm_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_therm_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_therm_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_therm_theACLK__INDEX, 0x00
.set ADC_therm_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_therm_theACLK__PM_ACT_MSK, 0x01
.set ADC_therm_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_therm_theACLK__PM_STBY_MSK, 0x01

/* Fan */
.set Fan__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Fan__0__MASK, 0x40
.set Fan__0__PC, CYREG_PRT0_PC6
.set Fan__0__PORT, 0
.set Fan__0__SHIFT, 6
.set Fan__AG, CYREG_PRT0_AG
.set Fan__AMUX, CYREG_PRT0_AMUX
.set Fan__BIE, CYREG_PRT0_BIE
.set Fan__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Fan__BYP, CYREG_PRT0_BYP
.set Fan__CTL, CYREG_PRT0_CTL
.set Fan__DM0, CYREG_PRT0_DM0
.set Fan__DM1, CYREG_PRT0_DM1
.set Fan__DM2, CYREG_PRT0_DM2
.set Fan__DR, CYREG_PRT0_DR
.set Fan__INP_DIS, CYREG_PRT0_INP_DIS
.set Fan__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Fan__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Fan__LCD_EN, CYREG_PRT0_LCD_EN
.set Fan__MASK, 0x40
.set Fan__PORT, 0
.set Fan__PRT, CYREG_PRT0_PRT
.set Fan__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Fan__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Fan__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Fan__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Fan__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Fan__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Fan__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Fan__PS, CYREG_PRT0_PS
.set Fan__SHIFT, 6
.set Fan__SLW, CYREG_PRT0_SLW

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* IVO */
.set IVO_Sync_ctrl_reg__0__MASK, 0x01
.set IVO_Sync_ctrl_reg__0__POS, 0
.set IVO_Sync_ctrl_reg__1__MASK, 0x02
.set IVO_Sync_ctrl_reg__1__POS, 1
.set IVO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set IVO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set IVO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set IVO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set IVO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set IVO_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set IVO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set IVO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set IVO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set IVO_Sync_ctrl_reg__2__MASK, 0x04
.set IVO_Sync_ctrl_reg__2__POS, 2
.set IVO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set IVO_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set IVO_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set IVO_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set IVO_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set IVO_Sync_ctrl_reg__MASK, 0x07
.set IVO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set IVO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set IVO_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* TP6 */
.set TP6__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set TP6__0__MASK, 0x40
.set TP6__0__PC, CYREG_PRT12_PC6
.set TP6__0__PORT, 12
.set TP6__0__SHIFT, 6
.set TP6__AG, CYREG_PRT12_AG
.set TP6__BIE, CYREG_PRT12_BIE
.set TP6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TP6__BYP, CYREG_PRT12_BYP
.set TP6__DM0, CYREG_PRT12_DM0
.set TP6__DM1, CYREG_PRT12_DM1
.set TP6__DM2, CYREG_PRT12_DM2
.set TP6__DR, CYREG_PRT12_DR
.set TP6__INP_DIS, CYREG_PRT12_INP_DIS
.set TP6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TP6__MASK, 0x40
.set TP6__PORT, 12
.set TP6__PRT, CYREG_PRT12_PRT
.set TP6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TP6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TP6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TP6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TP6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TP6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TP6__PS, CYREG_PRT12_PS
.set TP6__SHIFT, 6
.set TP6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TP6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TP6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TP6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TP6__SLW, CYREG_PRT12_SLW

/* Vin */
.set Vin__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Vin__0__MASK, 0x08
.set Vin__0__PC, CYREG_PRT3_PC3
.set Vin__0__PORT, 3
.set Vin__0__SHIFT, 3
.set Vin__AG, CYREG_PRT3_AG
.set Vin__AMUX, CYREG_PRT3_AMUX
.set Vin__BIE, CYREG_PRT3_BIE
.set Vin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vin__BYP, CYREG_PRT3_BYP
.set Vin__CTL, CYREG_PRT3_CTL
.set Vin__DM0, CYREG_PRT3_DM0
.set Vin__DM1, CYREG_PRT3_DM1
.set Vin__DM2, CYREG_PRT3_DM2
.set Vin__DR, CYREG_PRT3_DR
.set Vin__INP_DIS, CYREG_PRT3_INP_DIS
.set Vin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vin__LCD_EN, CYREG_PRT3_LCD_EN
.set Vin__MASK, 0x08
.set Vin__PORT, 3
.set Vin__PRT, CYREG_PRT3_PRT
.set Vin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vin__PS, CYREG_PRT3_PS
.set Vin__SHIFT, 3
.set Vin__SLW, CYREG_PRT3_SLW

/* GD1A */
.set GD1A__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set GD1A__0__MASK, 0x04
.set GD1A__0__PC, CYREG_PRT1_PC2
.set GD1A__0__PORT, 1
.set GD1A__0__SHIFT, 2
.set GD1A__AG, CYREG_PRT1_AG
.set GD1A__AMUX, CYREG_PRT1_AMUX
.set GD1A__BIE, CYREG_PRT1_BIE
.set GD1A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GD1A__BYP, CYREG_PRT1_BYP
.set GD1A__CTL, CYREG_PRT1_CTL
.set GD1A__DM0, CYREG_PRT1_DM0
.set GD1A__DM1, CYREG_PRT1_DM1
.set GD1A__DM2, CYREG_PRT1_DM2
.set GD1A__DR, CYREG_PRT1_DR
.set GD1A__INP_DIS, CYREG_PRT1_INP_DIS
.set GD1A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GD1A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GD1A__LCD_EN, CYREG_PRT1_LCD_EN
.set GD1A__MASK, 0x04
.set GD1A__PORT, 1
.set GD1A__PRT, CYREG_PRT1_PRT
.set GD1A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GD1A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GD1A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GD1A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GD1A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GD1A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GD1A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GD1A__PS, CYREG_PRT1_PS
.set GD1A__SHIFT, 2
.set GD1A__SLW, CYREG_PRT1_SLW

/* GD1B */
.set GD1B__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set GD1B__0__MASK, 0x20
.set GD1B__0__PC, CYREG_PRT1_PC5
.set GD1B__0__PORT, 1
.set GD1B__0__SHIFT, 5
.set GD1B__AG, CYREG_PRT1_AG
.set GD1B__AMUX, CYREG_PRT1_AMUX
.set GD1B__BIE, CYREG_PRT1_BIE
.set GD1B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GD1B__BYP, CYREG_PRT1_BYP
.set GD1B__CTL, CYREG_PRT1_CTL
.set GD1B__DM0, CYREG_PRT1_DM0
.set GD1B__DM1, CYREG_PRT1_DM1
.set GD1B__DM2, CYREG_PRT1_DM2
.set GD1B__DR, CYREG_PRT1_DR
.set GD1B__INP_DIS, CYREG_PRT1_INP_DIS
.set GD1B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GD1B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GD1B__LCD_EN, CYREG_PRT1_LCD_EN
.set GD1B__MASK, 0x20
.set GD1B__PORT, 1
.set GD1B__PRT, CYREG_PRT1_PRT
.set GD1B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GD1B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GD1B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GD1B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GD1B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GD1B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GD1B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GD1B__PS, CYREG_PRT1_PS
.set GD1B__SHIFT, 5
.set GD1B__SLW, CYREG_PRT1_SLW

/* GD2A */
.set GD2A__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set GD2A__0__MASK, 0x40
.set GD2A__0__PC, CYREG_PRT1_PC6
.set GD2A__0__PORT, 1
.set GD2A__0__SHIFT, 6
.set GD2A__AG, CYREG_PRT1_AG
.set GD2A__AMUX, CYREG_PRT1_AMUX
.set GD2A__BIE, CYREG_PRT1_BIE
.set GD2A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GD2A__BYP, CYREG_PRT1_BYP
.set GD2A__CTL, CYREG_PRT1_CTL
.set GD2A__DM0, CYREG_PRT1_DM0
.set GD2A__DM1, CYREG_PRT1_DM1
.set GD2A__DM2, CYREG_PRT1_DM2
.set GD2A__DR, CYREG_PRT1_DR
.set GD2A__INP_DIS, CYREG_PRT1_INP_DIS
.set GD2A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GD2A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GD2A__LCD_EN, CYREG_PRT1_LCD_EN
.set GD2A__MASK, 0x40
.set GD2A__PORT, 1
.set GD2A__PRT, CYREG_PRT1_PRT
.set GD2A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GD2A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GD2A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GD2A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GD2A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GD2A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GD2A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GD2A__PS, CYREG_PRT1_PS
.set GD2A__SHIFT, 6
.set GD2A__SLW, CYREG_PRT1_SLW

/* GD2B */
.set GD2B__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set GD2B__0__MASK, 0x80
.set GD2B__0__PC, CYREG_PRT1_PC7
.set GD2B__0__PORT, 1
.set GD2B__0__SHIFT, 7
.set GD2B__AG, CYREG_PRT1_AG
.set GD2B__AMUX, CYREG_PRT1_AMUX
.set GD2B__BIE, CYREG_PRT1_BIE
.set GD2B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GD2B__BYP, CYREG_PRT1_BYP
.set GD2B__CTL, CYREG_PRT1_CTL
.set GD2B__DM0, CYREG_PRT1_DM0
.set GD2B__DM1, CYREG_PRT1_DM1
.set GD2B__DM2, CYREG_PRT1_DM2
.set GD2B__DR, CYREG_PRT1_DR
.set GD2B__INP_DIS, CYREG_PRT1_INP_DIS
.set GD2B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GD2B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GD2B__LCD_EN, CYREG_PRT1_LCD_EN
.set GD2B__MASK, 0x80
.set GD2B__PORT, 1
.set GD2B__PRT, CYREG_PRT1_PRT
.set GD2B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GD2B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GD2B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GD2B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GD2B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GD2B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GD2B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GD2B__PS, CYREG_PRT1_PS
.set GD2B__SHIFT, 7
.set GD2B__SLW, CYREG_PRT1_SLW

/* Ibus */
.set Ibus__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Ibus__0__MASK, 0x20
.set Ibus__0__PC, CYREG_PRT0_PC5
.set Ibus__0__PORT, 0
.set Ibus__0__SHIFT, 5
.set Ibus__AG, CYREG_PRT0_AG
.set Ibus__AMUX, CYREG_PRT0_AMUX
.set Ibus__BIE, CYREG_PRT0_BIE
.set Ibus__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Ibus__BYP, CYREG_PRT0_BYP
.set Ibus__CTL, CYREG_PRT0_CTL
.set Ibus__DM0, CYREG_PRT0_DM0
.set Ibus__DM1, CYREG_PRT0_DM1
.set Ibus__DM2, CYREG_PRT0_DM2
.set Ibus__DR, CYREG_PRT0_DR
.set Ibus__INP_DIS, CYREG_PRT0_INP_DIS
.set Ibus__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Ibus__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Ibus__LCD_EN, CYREG_PRT0_LCD_EN
.set Ibus__MASK, 0x20
.set Ibus__PORT, 0
.set Ibus__PRT, CYREG_PRT0_PRT
.set Ibus__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Ibus__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Ibus__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Ibus__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Ibus__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Ibus__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Ibus__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Ibus__PS, CYREG_PRT0_PS
.set Ibus__SHIFT, 5
.set Ibus__SLW, CYREG_PRT0_SLW

/* PWMA */
.set PWMA_init_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set PWMA_init_DMA__DRQ_NUMBER, 5
.set PWMA_init_DMA__NUMBEROF_TDS, 0
.set PWMA_init_DMA__PRIORITY, 0
.set PWMA_init_DMA__TERMIN_EN, 0
.set PWMA_init_DMA__TERMIN_SEL, 0
.set PWMA_init_DMA__TERMOUT0_EN, 0
.set PWMA_init_DMA__TERMOUT0_SEL, 0
.set PWMA_init_DMA__TERMOUT1_EN, 0
.set PWMA_init_DMA__TERMOUT1_SEL, 0
.set PWMA_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWMA_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWMA_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWMA_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWMA_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWMA_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWMA_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWMA_PWMHW__PER0, CYREG_TMR1_PER0
.set PWMA_PWMHW__PER1, CYREG_TMR1_PER1
.set PWMA_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWMA_PWMHW__PM_ACT_MSK, 0x02
.set PWMA_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWMA_PWMHW__PM_STBY_MSK, 0x02
.set PWMA_PWMHW__RT0, CYREG_TMR1_RT0
.set PWMA_PWMHW__RT1, CYREG_TMR1_RT1
.set PWMA_PWMHW__SR0, CYREG_TMR1_SR0

/* PWMB */
.set PWMB_PSB_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set PWMB_PSB_DMA__DRQ_NUMBER, 6
.set PWMB_PSB_DMA__NUMBEROF_TDS, 0
.set PWMB_PSB_DMA__PRIORITY, 2
.set PWMB_PSB_DMA__TERMIN_EN, 0
.set PWMB_PSB_DMA__TERMIN_SEL, 0
.set PWMB_PSB_DMA__TERMOUT0_EN, 1
.set PWMB_PSB_DMA__TERMOUT0_SEL, 6
.set PWMB_PSB_DMA__TERMOUT1_EN, 0
.set PWMB_PSB_DMA__TERMOUT1_SEL, 0
.set PWMB_PWMHW__CAP0, CYREG_TMR2_CAP0
.set PWMB_PWMHW__CAP1, CYREG_TMR2_CAP1
.set PWMB_PWMHW__CFG0, CYREG_TMR2_CFG0
.set PWMB_PWMHW__CFG1, CYREG_TMR2_CFG1
.set PWMB_PWMHW__CFG2, CYREG_TMR2_CFG2
.set PWMB_PWMHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set PWMB_PWMHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set PWMB_PWMHW__PER0, CYREG_TMR2_PER0
.set PWMB_PWMHW__PER1, CYREG_TMR2_PER1
.set PWMB_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWMB_PWMHW__PM_ACT_MSK, 0x04
.set PWMB_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWMB_PWMHW__PM_STBY_MSK, 0x04
.set PWMB_PWMHW__RT0, CYREG_TMR2_RT0
.set PWMB_PWMHW__RT1, CYREG_TMR2_RT1
.set PWMB_PWMHW__SR0, CYREG_TMR2_SR0

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_CLK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_CLK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_CLK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_CLK__CFG2_SRC_SEL_MASK, 0x07
.set UART_CLK__INDEX, 0x03
.set UART_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_CLK__PM_ACT_MSK, 0x08
.set UART_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_CLK__PM_STBY_MSK, 0x08

/* UVLO */
.set UVLO__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set UVLO__0__MASK, 0x01
.set UVLO__0__PC, CYREG_PRT12_PC0
.set UVLO__0__PORT, 12
.set UVLO__0__SHIFT, 0
.set UVLO__AG, CYREG_PRT12_AG
.set UVLO__BIE, CYREG_PRT12_BIE
.set UVLO__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UVLO__BYP, CYREG_PRT12_BYP
.set UVLO__DM0, CYREG_PRT12_DM0
.set UVLO__DM1, CYREG_PRT12_DM1
.set UVLO__DM2, CYREG_PRT12_DM2
.set UVLO__DR, CYREG_PRT12_DR
.set UVLO__INP_DIS, CYREG_PRT12_INP_DIS
.set UVLO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UVLO__MASK, 0x01
.set UVLO__PORT, 12
.set UVLO__PRT, CYREG_PRT12_PRT
.set UVLO__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UVLO__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UVLO__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UVLO__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UVLO__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UVLO__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UVLO__PS, CYREG_PRT12_PS
.set UVLO__SHIFT, 0
.set UVLO__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UVLO__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UVLO__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UVLO__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UVLO__SLW, CYREG_PRT12_SLW

/* Vbus */
.set Vbus__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Vbus__0__MASK, 0x01
.set Vbus__0__PC, CYREG_PRT0_PC0
.set Vbus__0__PORT, 0
.set Vbus__0__SHIFT, 0
.set Vbus__AG, CYREG_PRT0_AG
.set Vbus__AMUX, CYREG_PRT0_AMUX
.set Vbus__BIE, CYREG_PRT0_BIE
.set Vbus__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vbus__BYP, CYREG_PRT0_BYP
.set Vbus__CTL, CYREG_PRT0_CTL
.set Vbus__DM0, CYREG_PRT0_DM0
.set Vbus__DM1, CYREG_PRT0_DM1
.set Vbus__DM2, CYREG_PRT0_DM2
.set Vbus__DR, CYREG_PRT0_DR
.set Vbus__INP_DIS, CYREG_PRT0_INP_DIS
.set Vbus__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vbus__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vbus__LCD_EN, CYREG_PRT0_LCD_EN
.set Vbus__MASK, 0x01
.set Vbus__PORT, 0
.set Vbus__PRT, CYREG_PRT0_PRT
.set Vbus__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vbus__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vbus__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vbus__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vbus__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vbus__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vbus__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vbus__PS, CYREG_PRT0_PS
.set Vbus__SHIFT, 0
.set Vbus__SLW, CYREG_PRT0_SLW

/* ZCDA */
.set ZCDA__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set ZCDA__0__MASK, 0x80
.set ZCDA__0__PC, CYREG_PRT2_PC7
.set ZCDA__0__PORT, 2
.set ZCDA__0__SHIFT, 7
.set ZCDA__AG, CYREG_PRT2_AG
.set ZCDA__AMUX, CYREG_PRT2_AMUX
.set ZCDA__BIE, CYREG_PRT2_BIE
.set ZCDA__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ZCDA__BYP, CYREG_PRT2_BYP
.set ZCDA__CTL, CYREG_PRT2_CTL
.set ZCDA__DM0, CYREG_PRT2_DM0
.set ZCDA__DM1, CYREG_PRT2_DM1
.set ZCDA__DM2, CYREG_PRT2_DM2
.set ZCDA__DR, CYREG_PRT2_DR
.set ZCDA__INP_DIS, CYREG_PRT2_INP_DIS
.set ZCDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ZCDA__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ZCDA__LCD_EN, CYREG_PRT2_LCD_EN
.set ZCDA__MASK, 0x80
.set ZCDA__PORT, 2
.set ZCDA__PRT, CYREG_PRT2_PRT
.set ZCDA__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ZCDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ZCDA__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ZCDA__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ZCDA__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ZCDA__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ZCDA__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ZCDA__PS, CYREG_PRT2_PS
.set ZCDA__SHIFT, 7
.set ZCDA__SLW, CYREG_PRT2_SLW

/* ZCDB */
.set ZCDB__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set ZCDB__0__MASK, 0x40
.set ZCDB__0__PC, CYREG_PRT2_PC6
.set ZCDB__0__PORT, 2
.set ZCDB__0__SHIFT, 6
.set ZCDB__AG, CYREG_PRT2_AG
.set ZCDB__AMUX, CYREG_PRT2_AMUX
.set ZCDB__BIE, CYREG_PRT2_BIE
.set ZCDB__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ZCDB__BYP, CYREG_PRT2_BYP
.set ZCDB__CTL, CYREG_PRT2_CTL
.set ZCDB__DM0, CYREG_PRT2_DM0
.set ZCDB__DM1, CYREG_PRT2_DM1
.set ZCDB__DM2, CYREG_PRT2_DM2
.set ZCDB__DR, CYREG_PRT2_DR
.set ZCDB__INP_DIS, CYREG_PRT2_INP_DIS
.set ZCDB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ZCDB__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ZCDB__LCD_EN, CYREG_PRT2_LCD_EN
.set ZCDB__MASK, 0x40
.set ZCDB__PORT, 2
.set ZCDB__PRT, CYREG_PRT2_PRT
.set ZCDB__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ZCDB__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ZCDB__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ZCDB__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ZCDB__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ZCDB__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ZCDB__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ZCDB__PS, CYREG_PRT2_PS
.set ZCDB__SHIFT, 6
.set ZCDB__SLW, CYREG_PRT2_SLW

/* CTout */
.set CTout__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set CTout__0__MASK, 0x20
.set CTout__0__PC, CYREG_PRT2_PC5
.set CTout__0__PORT, 2
.set CTout__0__SHIFT, 5
.set CTout__AG, CYREG_PRT2_AG
.set CTout__AMUX, CYREG_PRT2_AMUX
.set CTout__BIE, CYREG_PRT2_BIE
.set CTout__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CTout__BYP, CYREG_PRT2_BYP
.set CTout__CTL, CYREG_PRT2_CTL
.set CTout__DM0, CYREG_PRT2_DM0
.set CTout__DM1, CYREG_PRT2_DM1
.set CTout__DM2, CYREG_PRT2_DM2
.set CTout__DR, CYREG_PRT2_DR
.set CTout__INP_DIS, CYREG_PRT2_INP_DIS
.set CTout__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CTout__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CTout__LCD_EN, CYREG_PRT2_LCD_EN
.set CTout__MASK, 0x20
.set CTout__PORT, 2
.set CTout__PRT, CYREG_PRT2_PRT
.set CTout__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CTout__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CTout__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CTout__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CTout__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CTout__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CTout__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CTout__PS, CYREG_PRT2_PS
.set CTout__SHIFT, 5
.set CTout__SLW, CYREG_PRT2_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set SCL_1__0__MASK, 0x08
.set SCL_1__0__PC, CYREG_PRT12_PC3
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 3
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x08
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 3
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set SDA_1__0__MASK, 0x01
.set SDA_1__0__PC, CYREG_IO_PC_PRT15_PC0
.set SDA_1__0__PORT, 15
.set SDA_1__0__SHIFT, 0
.set SDA_1__AG, CYREG_PRT15_AG
.set SDA_1__AMUX, CYREG_PRT15_AMUX
.set SDA_1__BIE, CYREG_PRT15_BIE
.set SDA_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SDA_1__BYP, CYREG_PRT15_BYP
.set SDA_1__CTL, CYREG_PRT15_CTL
.set SDA_1__DM0, CYREG_PRT15_DM0
.set SDA_1__DM1, CYREG_PRT15_DM1
.set SDA_1__DM2, CYREG_PRT15_DM2
.set SDA_1__DR, CYREG_PRT15_DR
.set SDA_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SDA_1__MASK, 0x01
.set SDA_1__PORT, 15
.set SDA_1__PRT, CYREG_PRT15_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SDA_1__PS, CYREG_PRT15_PS
.set SDA_1__SHIFT, 0
.set SDA_1__SLW, CYREG_PRT15_SLW

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_1_ctComp__CMP_MASK, 0x08
.set Comp_1_ctComp__CMP_NUMBER, 3
.set Comp_1_ctComp__CR, CYREG_CMP3_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x08
.set Comp_1_ctComp__LUT__MSK_SHIFT, 3
.set Comp_1_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x08
.set Comp_1_ctComp__LUT__SR_SHIFT, 3
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x08
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x08
.set Comp_1_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x08
.set Comp_1_ctComp__WRK_SHIFT, 3

/* Relay1 */
.set Relay1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Relay1__0__MASK, 0x04
.set Relay1__0__PC, CYREG_IO_PC_PRT15_PC2
.set Relay1__0__PORT, 15
.set Relay1__0__SHIFT, 2
.set Relay1__AG, CYREG_PRT15_AG
.set Relay1__AMUX, CYREG_PRT15_AMUX
.set Relay1__BIE, CYREG_PRT15_BIE
.set Relay1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Relay1__BYP, CYREG_PRT15_BYP
.set Relay1__CTL, CYREG_PRT15_CTL
.set Relay1__DM0, CYREG_PRT15_DM0
.set Relay1__DM1, CYREG_PRT15_DM1
.set Relay1__DM2, CYREG_PRT15_DM2
.set Relay1__DR, CYREG_PRT15_DR
.set Relay1__INP_DIS, CYREG_PRT15_INP_DIS
.set Relay1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Relay1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Relay1__LCD_EN, CYREG_PRT15_LCD_EN
.set Relay1__MASK, 0x04
.set Relay1__PORT, 15
.set Relay1__PRT, CYREG_PRT15_PRT
.set Relay1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Relay1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Relay1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Relay1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Relay1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Relay1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Relay1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Relay1__PS, CYREG_PRT15_PS
.set Relay1__SHIFT, 2
.set Relay1__SLW, CYREG_PRT15_SLW

/* Relay2 */
.set Relay2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Relay2__0__MASK, 0x08
.set Relay2__0__PC, CYREG_IO_PC_PRT15_PC3
.set Relay2__0__PORT, 15
.set Relay2__0__SHIFT, 3
.set Relay2__AG, CYREG_PRT15_AG
.set Relay2__AMUX, CYREG_PRT15_AMUX
.set Relay2__BIE, CYREG_PRT15_BIE
.set Relay2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Relay2__BYP, CYREG_PRT15_BYP
.set Relay2__CTL, CYREG_PRT15_CTL
.set Relay2__DM0, CYREG_PRT15_DM0
.set Relay2__DM1, CYREG_PRT15_DM1
.set Relay2__DM2, CYREG_PRT15_DM2
.set Relay2__DR, CYREG_PRT15_DR
.set Relay2__INP_DIS, CYREG_PRT15_INP_DIS
.set Relay2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Relay2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Relay2__LCD_EN, CYREG_PRT15_LCD_EN
.set Relay2__MASK, 0x08
.set Relay2__PORT, 15
.set Relay2__PRT, CYREG_PRT15_PRT
.set Relay2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Relay2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Relay2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Relay2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Relay2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Relay2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Relay2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Relay2__PS, CYREG_PRT15_PS
.set Relay2__SHIFT, 3
.set Relay2__SLW, CYREG_PRT15_SLW

/* Relay3 */
.set Relay3__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Relay3__0__MASK, 0x10
.set Relay3__0__PC, CYREG_PRT12_PC4
.set Relay3__0__PORT, 12
.set Relay3__0__SHIFT, 4
.set Relay3__AG, CYREG_PRT12_AG
.set Relay3__BIE, CYREG_PRT12_BIE
.set Relay3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Relay3__BYP, CYREG_PRT12_BYP
.set Relay3__DM0, CYREG_PRT12_DM0
.set Relay3__DM1, CYREG_PRT12_DM1
.set Relay3__DM2, CYREG_PRT12_DM2
.set Relay3__DR, CYREG_PRT12_DR
.set Relay3__INP_DIS, CYREG_PRT12_INP_DIS
.set Relay3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Relay3__MASK, 0x10
.set Relay3__PORT, 12
.set Relay3__PRT, CYREG_PRT12_PRT
.set Relay3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Relay3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Relay3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Relay3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Relay3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Relay3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Relay3__PS, CYREG_PRT12_PS
.set Relay3__SHIFT, 4
.set Relay3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Relay3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Relay3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Relay3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Relay3__SLW, CYREG_PRT12_SLW

/* Relay4 */
.set Relay4__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Relay4__0__MASK, 0x08
.set Relay4__0__PC, CYREG_PRT0_PC3
.set Relay4__0__PORT, 0
.set Relay4__0__SHIFT, 3
.set Relay4__AG, CYREG_PRT0_AG
.set Relay4__AMUX, CYREG_PRT0_AMUX
.set Relay4__BIE, CYREG_PRT0_BIE
.set Relay4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Relay4__BYP, CYREG_PRT0_BYP
.set Relay4__CTL, CYREG_PRT0_CTL
.set Relay4__DM0, CYREG_PRT0_DM0
.set Relay4__DM1, CYREG_PRT0_DM1
.set Relay4__DM2, CYREG_PRT0_DM2
.set Relay4__DR, CYREG_PRT0_DR
.set Relay4__INP_DIS, CYREG_PRT0_INP_DIS
.set Relay4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Relay4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Relay4__LCD_EN, CYREG_PRT0_LCD_EN
.set Relay4__MASK, 0x08
.set Relay4__PORT, 0
.set Relay4__PRT, CYREG_PRT0_PRT
.set Relay4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Relay4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Relay4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Relay4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Relay4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Relay4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Relay4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Relay4__PS, CYREG_PRT0_PS
.set Relay4__SHIFT, 3
.set Relay4__SLW, CYREG_PRT0_SLW

/* ZCDref */
.set ZCDref_viDAC8__CR0, CYREG_DAC1_CR0
.set ZCDref_viDAC8__CR1, CYREG_DAC1_CR1
.set ZCDref_viDAC8__D, CYREG_DAC1_D
.set ZCDref_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set ZCDref_viDAC8__PM_ACT_MSK, 0x02
.set ZCDref_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set ZCDref_viDAC8__PM_STBY_MSK, 0x02
.set ZCDref_viDAC8__STROBE, CYREG_DAC1_STROBE
.set ZCDref_viDAC8__SW0, CYREG_DAC1_SW0
.set ZCDref_viDAC8__SW2, CYREG_DAC1_SW2
.set ZCDref_viDAC8__SW3, CYREG_DAC1_SW3
.set ZCDref_viDAC8__SW4, CYREG_DAC1_SW4
.set ZCDref_viDAC8__TR, CYREG_DAC1_TR
.set ZCDref_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set ZCDref_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set ZCDref_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set ZCDref_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set ZCDref_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set ZCDref_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set ZCDref_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set ZCDref_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set ZCDref_viDAC8__TST, CYREG_DAC1_TST

/* therm1 */
.set therm1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set therm1__0__MASK, 0x40
.set therm1__0__PC, CYREG_PRT3_PC6
.set therm1__0__PORT, 3
.set therm1__0__SHIFT, 6
.set therm1__AG, CYREG_PRT3_AG
.set therm1__AMUX, CYREG_PRT3_AMUX
.set therm1__BIE, CYREG_PRT3_BIE
.set therm1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set therm1__BYP, CYREG_PRT3_BYP
.set therm1__CTL, CYREG_PRT3_CTL
.set therm1__DM0, CYREG_PRT3_DM0
.set therm1__DM1, CYREG_PRT3_DM1
.set therm1__DM2, CYREG_PRT3_DM2
.set therm1__DR, CYREG_PRT3_DR
.set therm1__INP_DIS, CYREG_PRT3_INP_DIS
.set therm1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set therm1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set therm1__LCD_EN, CYREG_PRT3_LCD_EN
.set therm1__MASK, 0x40
.set therm1__PORT, 3
.set therm1__PRT, CYREG_PRT3_PRT
.set therm1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set therm1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set therm1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set therm1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set therm1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set therm1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set therm1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set therm1__PS, CYREG_PRT3_PS
.set therm1__SHIFT, 6
.set therm1__SLW, CYREG_PRT3_SLW

/* therm2 */
.set therm2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set therm2__0__MASK, 0x80
.set therm2__0__PC, CYREG_PRT0_PC7
.set therm2__0__PORT, 0
.set therm2__0__SHIFT, 7
.set therm2__AG, CYREG_PRT0_AG
.set therm2__AMUX, CYREG_PRT0_AMUX
.set therm2__BIE, CYREG_PRT0_BIE
.set therm2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set therm2__BYP, CYREG_PRT0_BYP
.set therm2__CTL, CYREG_PRT0_CTL
.set therm2__DM0, CYREG_PRT0_DM0
.set therm2__DM1, CYREG_PRT0_DM1
.set therm2__DM2, CYREG_PRT0_DM2
.set therm2__DR, CYREG_PRT0_DR
.set therm2__INP_DIS, CYREG_PRT0_INP_DIS
.set therm2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set therm2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set therm2__LCD_EN, CYREG_PRT0_LCD_EN
.set therm2__MASK, 0x80
.set therm2__PORT, 0
.set therm2__PRT, CYREG_PRT0_PRT
.set therm2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set therm2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set therm2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set therm2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set therm2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set therm2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set therm2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set therm2__PS, CYREG_PRT0_PS
.set therm2__SHIFT, 7
.set therm2__SLW, CYREG_PRT0_SLW

/* CT1_dac */
.set CT1_dac_viDAC8__CR0, CYREG_DAC0_CR0
.set CT1_dac_viDAC8__CR1, CYREG_DAC0_CR1
.set CT1_dac_viDAC8__D, CYREG_DAC0_D
.set CT1_dac_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CT1_dac_viDAC8__PM_ACT_MSK, 0x01
.set CT1_dac_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CT1_dac_viDAC8__PM_STBY_MSK, 0x01
.set CT1_dac_viDAC8__STROBE, CYREG_DAC0_STROBE
.set CT1_dac_viDAC8__SW0, CYREG_DAC0_SW0
.set CT1_dac_viDAC8__SW2, CYREG_DAC0_SW2
.set CT1_dac_viDAC8__SW3, CYREG_DAC0_SW3
.set CT1_dac_viDAC8__SW4, CYREG_DAC0_SW4
.set CT1_dac_viDAC8__TR, CYREG_DAC0_TR
.set CT1_dac_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CT1_dac_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CT1_dac_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CT1_dac_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CT1_dac_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CT1_dac_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CT1_dac_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CT1_dac_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CT1_dac_viDAC8__TST, CYREG_DAC0_TST

/* LED_OCD */
.set LED_OCD__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set LED_OCD__0__MASK, 0x10
.set LED_OCD__0__PC, CYREG_PRT2_PC4
.set LED_OCD__0__PORT, 2
.set LED_OCD__0__SHIFT, 4
.set LED_OCD__AG, CYREG_PRT2_AG
.set LED_OCD__AMUX, CYREG_PRT2_AMUX
.set LED_OCD__BIE, CYREG_PRT2_BIE
.set LED_OCD__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_OCD__BYP, CYREG_PRT2_BYP
.set LED_OCD__CTL, CYREG_PRT2_CTL
.set LED_OCD__DM0, CYREG_PRT2_DM0
.set LED_OCD__DM1, CYREG_PRT2_DM1
.set LED_OCD__DM2, CYREG_PRT2_DM2
.set LED_OCD__DR, CYREG_PRT2_DR
.set LED_OCD__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_OCD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_OCD__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_OCD__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_OCD__MASK, 0x10
.set LED_OCD__PORT, 2
.set LED_OCD__PRT, CYREG_PRT2_PRT
.set LED_OCD__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_OCD__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_OCD__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_OCD__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_OCD__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_OCD__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_OCD__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_OCD__PS, CYREG_PRT2_PS
.set LED_OCD__SHIFT, 4
.set LED_OCD__SLW, CYREG_PRT2_SLW

/* LED_com */
.set LED_com__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED_com__0__MASK, 0x02
.set LED_com__0__PC, CYREG_PRT2_PC1
.set LED_com__0__PORT, 2
.set LED_com__0__SHIFT, 1
.set LED_com__AG, CYREG_PRT2_AG
.set LED_com__AMUX, CYREG_PRT2_AMUX
.set LED_com__BIE, CYREG_PRT2_BIE
.set LED_com__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_com__BYP, CYREG_PRT2_BYP
.set LED_com__CTL, CYREG_PRT2_CTL
.set LED_com__DM0, CYREG_PRT2_DM0
.set LED_com__DM1, CYREG_PRT2_DM1
.set LED_com__DM2, CYREG_PRT2_DM2
.set LED_com__DR, CYREG_PRT2_DR
.set LED_com__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_com__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_com__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_com__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_com__MASK, 0x02
.set LED_com__PORT, 2
.set LED_com__PRT, CYREG_PRT2_PRT
.set LED_com__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_com__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_com__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_com__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_com__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_com__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_com__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_com__PS, CYREG_PRT2_PS
.set LED_com__SHIFT, 1
.set LED_com__SLW, CYREG_PRT2_SLW

/* LED_int */
.set LED_int__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LED_int__0__MASK, 0x01
.set LED_int__0__PC, CYREG_PRT2_PC0
.set LED_int__0__PORT, 2
.set LED_int__0__SHIFT, 0
.set LED_int__AG, CYREG_PRT2_AG
.set LED_int__AMUX, CYREG_PRT2_AMUX
.set LED_int__BIE, CYREG_PRT2_BIE
.set LED_int__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_int__BYP, CYREG_PRT2_BYP
.set LED_int__CTL, CYREG_PRT2_CTL
.set LED_int__DM0, CYREG_PRT2_DM0
.set LED_int__DM1, CYREG_PRT2_DM1
.set LED_int__DM2, CYREG_PRT2_DM2
.set LED_int__DR, CYREG_PRT2_DR
.set LED_int__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_int__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_int__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_int__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_int__MASK, 0x01
.set LED_int__PORT, 2
.set LED_int__PRT, CYREG_PRT2_PRT
.set LED_int__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_int__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_int__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_int__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_int__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_int__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_int__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_int__PS, CYREG_PRT2_PS
.set LED_int__SHIFT, 0
.set LED_int__SLW, CYREG_PRT2_SLW

/* MUX_DMA */
.set MUX_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set MUX_DMA__DRQ_NUMBER, 3
.set MUX_DMA__NUMBEROF_TDS, 0
.set MUX_DMA__PRIORITY, 2
.set MUX_DMA__TERMIN_EN, 0
.set MUX_DMA__TERMIN_SEL, 0
.set MUX_DMA__TERMOUT0_EN, 0
.set MUX_DMA__TERMOUT0_SEL, 0
.set MUX_DMA__TERMOUT1_EN, 0
.set MUX_DMA__TERMOUT1_SEL, 0

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x08
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x08
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP3_TR1

/* Opamp_2 */
.set Opamp_2_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x01
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x01
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP0_TR1

/* Vdriver */
.set Vdriver__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Vdriver__0__MASK, 0x02
.set Vdriver__0__PC, CYREG_PRT3_PC1
.set Vdriver__0__PORT, 3
.set Vdriver__0__SHIFT, 1
.set Vdriver__AG, CYREG_PRT3_AG
.set Vdriver__AMUX, CYREG_PRT3_AMUX
.set Vdriver__BIE, CYREG_PRT3_BIE
.set Vdriver__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vdriver__BYP, CYREG_PRT3_BYP
.set Vdriver__CTL, CYREG_PRT3_CTL
.set Vdriver__DM0, CYREG_PRT3_DM0
.set Vdriver__DM1, CYREG_PRT3_DM1
.set Vdriver__DM2, CYREG_PRT3_DM2
.set Vdriver__DR, CYREG_PRT3_DR
.set Vdriver__INP_DIS, CYREG_PRT3_INP_DIS
.set Vdriver__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vdriver__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vdriver__LCD_EN, CYREG_PRT3_LCD_EN
.set Vdriver__MASK, 0x02
.set Vdriver__PORT, 3
.set Vdriver__PRT, CYREG_PRT3_PRT
.set Vdriver__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vdriver__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vdriver__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vdriver__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vdriver__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vdriver__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vdriver__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vdriver__PS, CYREG_PRT3_PS
.set Vdriver__SHIFT, 1
.set Vdriver__SLW, CYREG_PRT3_SLW

/* uart_rx */
.set uart_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set uart_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set uart_rx__INTC_MASK, 0x800
.set uart_rx__INTC_NUMBER, 11
.set uart_rx__INTC_PRIOR_NUM, 7
.set uart_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set uart_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set uart_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* uart_tx */
.set uart_tx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set uart_tx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set uart_tx__INTC_MASK, 0x2000
.set uart_tx__INTC_NUMBER, 13
.set uart_tx__INTC_PRIOR_NUM, 7
.set uart_tx__INTC_PRIOR_REG, CYREG_NVIC_PRI_13
.set uart_tx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set uart_tx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CT1_comp */
.set CT1_comp_ctComp__CLK, CYREG_CMP1_CLK
.set CT1_comp_ctComp__CMP_MASK, 0x02
.set CT1_comp_ctComp__CMP_NUMBER, 1
.set CT1_comp_ctComp__CR, CYREG_CMP1_CR
.set CT1_comp_ctComp__LUT__CR, CYREG_LUT1_CR
.set CT1_comp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CT1_comp_ctComp__LUT__MSK_MASK, 0x02
.set CT1_comp_ctComp__LUT__MSK_SHIFT, 1
.set CT1_comp_ctComp__LUT__MX, CYREG_LUT1_MX
.set CT1_comp_ctComp__LUT__SR, CYREG_LUT_SR
.set CT1_comp_ctComp__LUT__SR_MASK, 0x02
.set CT1_comp_ctComp__LUT__SR_SHIFT, 1
.set CT1_comp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CT1_comp_ctComp__PM_ACT_MSK, 0x02
.set CT1_comp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CT1_comp_ctComp__PM_STBY_MSK, 0x02
.set CT1_comp_ctComp__SW0, CYREG_CMP1_SW0
.set CT1_comp_ctComp__SW2, CYREG_CMP1_SW2
.set CT1_comp_ctComp__SW3, CYREG_CMP1_SW3
.set CT1_comp_ctComp__SW4, CYREG_CMP1_SW4
.set CT1_comp_ctComp__SW6, CYREG_CMP1_SW6
.set CT1_comp_ctComp__TR0, CYREG_CMP1_TR0
.set CT1_comp_ctComp__TR1, CYREG_CMP1_TR1
.set CT1_comp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set CT1_comp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set CT1_comp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set CT1_comp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set CT1_comp_ctComp__WRK, CYREG_CMP_WRK
.set CT1_comp_ctComp__WRK_MASK, 0x02
.set CT1_comp_ctComp__WRK_SHIFT, 1

/* Clock_18 */
.set Clock_18__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_18__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_18__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_18__CFG2_SRC_SEL_MASK, 0x07
.set Clock_18__INDEX, 0x05
.set Clock_18__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_18__PM_ACT_MSK, 0x20
.set Clock_18__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_18__PM_STBY_MSK, 0x20

/* DEBUG_DA */
.set DEBUG_DA__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set DEBUG_DA__0__MASK, 0x80
.set DEBUG_DA__0__PC, CYREG_PRT3_PC7
.set DEBUG_DA__0__PORT, 3
.set DEBUG_DA__0__SHIFT, 7
.set DEBUG_DA__AG, CYREG_PRT3_AG
.set DEBUG_DA__AMUX, CYREG_PRT3_AMUX
.set DEBUG_DA__BIE, CYREG_PRT3_BIE
.set DEBUG_DA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DEBUG_DA__BYP, CYREG_PRT3_BYP
.set DEBUG_DA__CTL, CYREG_PRT3_CTL
.set DEBUG_DA__DM0, CYREG_PRT3_DM0
.set DEBUG_DA__DM1, CYREG_PRT3_DM1
.set DEBUG_DA__DM2, CYREG_PRT3_DM2
.set DEBUG_DA__DR, CYREG_PRT3_DR
.set DEBUG_DA__INP_DIS, CYREG_PRT3_INP_DIS
.set DEBUG_DA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DEBUG_DA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DEBUG_DA__LCD_EN, CYREG_PRT3_LCD_EN
.set DEBUG_DA__MASK, 0x80
.set DEBUG_DA__PORT, 3
.set DEBUG_DA__PRT, CYREG_PRT3_PRT
.set DEBUG_DA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DEBUG_DA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DEBUG_DA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DEBUG_DA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DEBUG_DA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DEBUG_DA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DEBUG_DA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DEBUG_DA__PS, CYREG_PRT3_PS
.set DEBUG_DA__SHIFT, 7
.set DEBUG_DA__SLW, CYREG_PRT3_SLW

/* dcdc_ena */
.set dcdc_ena__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set dcdc_ena__0__MASK, 0x20
.set dcdc_ena__0__PC, CYREG_PRT3_PC5
.set dcdc_ena__0__PORT, 3
.set dcdc_ena__0__SHIFT, 5
.set dcdc_ena__AG, CYREG_PRT3_AG
.set dcdc_ena__AMUX, CYREG_PRT3_AMUX
.set dcdc_ena__BIE, CYREG_PRT3_BIE
.set dcdc_ena__BIT_MASK, CYREG_PRT3_BIT_MASK
.set dcdc_ena__BYP, CYREG_PRT3_BYP
.set dcdc_ena__CTL, CYREG_PRT3_CTL
.set dcdc_ena__DM0, CYREG_PRT3_DM0
.set dcdc_ena__DM1, CYREG_PRT3_DM1
.set dcdc_ena__DM2, CYREG_PRT3_DM2
.set dcdc_ena__DR, CYREG_PRT3_DR
.set dcdc_ena__INP_DIS, CYREG_PRT3_INP_DIS
.set dcdc_ena__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set dcdc_ena__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set dcdc_ena__LCD_EN, CYREG_PRT3_LCD_EN
.set dcdc_ena__MASK, 0x20
.set dcdc_ena__PORT, 3
.set dcdc_ena__PRT, CYREG_PRT3_PRT
.set dcdc_ena__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set dcdc_ena__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set dcdc_ena__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set dcdc_ena__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set dcdc_ena__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set dcdc_ena__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set dcdc_ena__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set dcdc_ena__PS, CYREG_PRT3_PS
.set dcdc_ena__SHIFT, 5
.set dcdc_ena__SLW, CYREG_PRT3_SLW

/* int1_dma */
.set int1_dma__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set int1_dma__DRQ_NUMBER, 11
.set int1_dma__NUMBEROF_TDS, 0
.set int1_dma__PRIORITY, 2
.set int1_dma__TERMIN_EN, 0
.set int1_dma__TERMIN_SEL, 0
.set int1_dma__TERMOUT0_EN, 0
.set int1_dma__TERMOUT0_SEL, 0
.set int1_dma__TERMOUT1_EN, 0
.set int1_dma__TERMOUT1_SEL, 0

/* isr_midi */
.set isr_midi__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_midi__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_midi__INTC_MASK, 0x400
.set isr_midi__INTC_NUMBER, 10
.set isr_midi__INTC_PRIOR_NUM, 5
.set isr_midi__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_midi__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_midi__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* temp_pwm */
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set temp_pwm_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set temp_pwm_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set temp_pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set temp_pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set temp_pwm_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set temp_pwm_PWMUDB_genblk8_stsreg__0__POS, 0
.set temp_pwm_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set temp_pwm_PWMUDB_genblk8_stsreg__1__POS, 1
.set temp_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set temp_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set temp_pwm_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set temp_pwm_PWMUDB_genblk8_stsreg__2__POS, 2
.set temp_pwm_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set temp_pwm_PWMUDB_genblk8_stsreg__3__POS, 3
.set temp_pwm_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set temp_pwm_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set temp_pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set temp_pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set temp_pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set temp_pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set temp_pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set temp_pwm_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set temp_pwm_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* Amux_Ctrl */
.set Amux_Ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set Amux_Ctrl_Sync_ctrl_reg__0__POS, 0
.set Amux_Ctrl_Sync_ctrl_reg__1__MASK, 0x02
.set Amux_Ctrl_Sync_ctrl_reg__1__POS, 1
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Amux_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Amux_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Amux_Ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Amux_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Amux_Ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Amux_Ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Amux_Ctrl_Sync_ctrl_reg__MASK, 0x03
.set Amux_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Amux_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Amux_Ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* FB_Filter */
.set FB_Filter_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set FB_Filter_DFB__COHER, CYREG_DFB0_COHER
.set FB_Filter_DFB__CR, CYREG_DFB0_CR
.set FB_Filter_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set FB_Filter_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set FB_Filter_DFB__DALIGN, CYREG_DFB0_DALIGN
.set FB_Filter_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set FB_Filter_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set FB_Filter_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set FB_Filter_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set FB_Filter_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set FB_Filter_DFB__HOLDA, CYREG_DFB0_HOLDA
.set FB_Filter_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set FB_Filter_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set FB_Filter_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set FB_Filter_DFB__HOLDB, CYREG_DFB0_HOLDB
.set FB_Filter_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set FB_Filter_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set FB_Filter_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set FB_Filter_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set FB_Filter_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set FB_Filter_DFB__PM_ACT_MSK, 0x10
.set FB_Filter_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set FB_Filter_DFB__PM_STBY_MSK, 0x10
.set FB_Filter_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set FB_Filter_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set FB_Filter_DFB__SEMA, CYREG_DFB0_SEMA
.set FB_Filter_DFB__SR, CYREG_DFB0_SR
.set FB_Filter_DFB__STAGEA, CYREG_DFB0_STAGEA
.set FB_Filter_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set FB_Filter_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set FB_Filter_DFB__STAGEB, CYREG_DFB0_STAGEB
.set FB_Filter_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set FB_Filter_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* USBUART_1 */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x40
.set USBUART_1_ep_1__INTC_NUMBER, 6
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x80
.set USBUART_1_ep_2__INTC_NUMBER, 7
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x100
.set USBUART_1_ep_3__INTC_NUMBER, 8
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* ZCD_Debug */
.set ZCD_Debug__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set ZCD_Debug__0__MASK, 0x02
.set ZCD_Debug__0__PC, CYREG_IO_PC_PRT15_PC1
.set ZCD_Debug__0__PORT, 15
.set ZCD_Debug__0__SHIFT, 1
.set ZCD_Debug__AG, CYREG_PRT15_AG
.set ZCD_Debug__AMUX, CYREG_PRT15_AMUX
.set ZCD_Debug__BIE, CYREG_PRT15_BIE
.set ZCD_Debug__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ZCD_Debug__BYP, CYREG_PRT15_BYP
.set ZCD_Debug__CTL, CYREG_PRT15_CTL
.set ZCD_Debug__DM0, CYREG_PRT15_DM0
.set ZCD_Debug__DM1, CYREG_PRT15_DM1
.set ZCD_Debug__DM2, CYREG_PRT15_DM2
.set ZCD_Debug__DR, CYREG_PRT15_DR
.set ZCD_Debug__INP_DIS, CYREG_PRT15_INP_DIS
.set ZCD_Debug__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ZCD_Debug__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ZCD_Debug__LCD_EN, CYREG_PRT15_LCD_EN
.set ZCD_Debug__MASK, 0x02
.set ZCD_Debug__PORT, 15
.set ZCD_Debug__PRT, CYREG_PRT15_PRT
.set ZCD_Debug__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ZCD_Debug__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ZCD_Debug__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ZCD_Debug__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ZCD_Debug__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ZCD_Debug__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ZCD_Debug__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ZCD_Debug__PS, CYREG_PRT15_PS
.set ZCD_Debug__SHIFT, 1
.set ZCD_Debug__SLW, CYREG_PRT15_SLW

/* ZCD_compA */
.set ZCD_compA_ctComp__CLK, CYREG_CMP0_CLK
.set ZCD_compA_ctComp__CMP_MASK, 0x01
.set ZCD_compA_ctComp__CMP_NUMBER, 0
.set ZCD_compA_ctComp__CR, CYREG_CMP0_CR
.set ZCD_compA_ctComp__LUT__CR, CYREG_LUT0_CR
.set ZCD_compA_ctComp__LUT__MSK, CYREG_LUT_MSK
.set ZCD_compA_ctComp__LUT__MSK_MASK, 0x01
.set ZCD_compA_ctComp__LUT__MSK_SHIFT, 0
.set ZCD_compA_ctComp__LUT__MX, CYREG_LUT0_MX
.set ZCD_compA_ctComp__LUT__SR, CYREG_LUT_SR
.set ZCD_compA_ctComp__LUT__SR_MASK, 0x01
.set ZCD_compA_ctComp__LUT__SR_SHIFT, 0
.set ZCD_compA_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set ZCD_compA_ctComp__PM_ACT_MSK, 0x01
.set ZCD_compA_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set ZCD_compA_ctComp__PM_STBY_MSK, 0x01
.set ZCD_compA_ctComp__SW0, CYREG_CMP0_SW0
.set ZCD_compA_ctComp__SW2, CYREG_CMP0_SW2
.set ZCD_compA_ctComp__SW3, CYREG_CMP0_SW3
.set ZCD_compA_ctComp__SW4, CYREG_CMP0_SW4
.set ZCD_compA_ctComp__SW6, CYREG_CMP0_SW6
.set ZCD_compA_ctComp__TR0, CYREG_CMP0_TR0
.set ZCD_compA_ctComp__TR1, CYREG_CMP0_TR1
.set ZCD_compA_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set ZCD_compA_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set ZCD_compA_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set ZCD_compA_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set ZCD_compA_ctComp__WRK, CYREG_CMP_WRK
.set ZCD_compA_ctComp__WRK_MASK, 0x01
.set ZCD_compA_ctComp__WRK_SHIFT, 0

/* ZCD_compB */
.set ZCD_compB_ctComp__CLK, CYREG_CMP2_CLK
.set ZCD_compB_ctComp__CMP_MASK, 0x04
.set ZCD_compB_ctComp__CMP_NUMBER, 2
.set ZCD_compB_ctComp__CR, CYREG_CMP2_CR
.set ZCD_compB_ctComp__LUT__CR, CYREG_LUT2_CR
.set ZCD_compB_ctComp__LUT__MSK, CYREG_LUT_MSK
.set ZCD_compB_ctComp__LUT__MSK_MASK, 0x04
.set ZCD_compB_ctComp__LUT__MSK_SHIFT, 2
.set ZCD_compB_ctComp__LUT__MX, CYREG_LUT2_MX
.set ZCD_compB_ctComp__LUT__SR, CYREG_LUT_SR
.set ZCD_compB_ctComp__LUT__SR_MASK, 0x04
.set ZCD_compB_ctComp__LUT__SR_SHIFT, 2
.set ZCD_compB_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set ZCD_compB_ctComp__PM_ACT_MSK, 0x04
.set ZCD_compB_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set ZCD_compB_ctComp__PM_STBY_MSK, 0x04
.set ZCD_compB_ctComp__SW0, CYREG_CMP2_SW0
.set ZCD_compB_ctComp__SW2, CYREG_CMP2_SW2
.set ZCD_compB_ctComp__SW3, CYREG_CMP2_SW3
.set ZCD_compB_ctComp__SW4, CYREG_CMP2_SW4
.set ZCD_compB_ctComp__SW6, CYREG_CMP2_SW6
.set ZCD_compB_ctComp__TR0, CYREG_CMP2_TR0
.set ZCD_compB_ctComp__TR1, CYREG_CMP2_TR1
.set ZCD_compB_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set ZCD_compB_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set ZCD_compB_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set ZCD_compB_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set ZCD_compB_ctComp__WRK, CYREG_CMP_WRK
.set ZCD_compB_ctComp__WRK_MASK, 0x04
.set ZCD_compB_ctComp__WRK_SHIFT, 2

/* no_fb_reg */
.set no_fb_reg_sts_sts_reg__0__MASK, 0x01
.set no_fb_reg_sts_sts_reg__0__POS, 0
.set no_fb_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set no_fb_reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set no_fb_reg_sts_sts_reg__MASK, 0x01
.set no_fb_reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB14_MSK
.set no_fb_reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set no_fb_reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set no_fb_reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set no_fb_reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set no_fb_reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set no_fb_reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB14_ST

/* DEBUG_ILIM */
.set DEBUG_ILIM__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set DEBUG_ILIM__0__MASK, 0x10
.set DEBUG_ILIM__0__PC, CYREG_IO_PC_PRT15_PC4
.set DEBUG_ILIM__0__PORT, 15
.set DEBUG_ILIM__0__SHIFT, 4
.set DEBUG_ILIM__AG, CYREG_PRT15_AG
.set DEBUG_ILIM__AMUX, CYREG_PRT15_AMUX
.set DEBUG_ILIM__BIE, CYREG_PRT15_BIE
.set DEBUG_ILIM__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DEBUG_ILIM__BYP, CYREG_PRT15_BYP
.set DEBUG_ILIM__CTL, CYREG_PRT15_CTL
.set DEBUG_ILIM__DM0, CYREG_PRT15_DM0
.set DEBUG_ILIM__DM1, CYREG_PRT15_DM1
.set DEBUG_ILIM__DM2, CYREG_PRT15_DM2
.set DEBUG_ILIM__DR, CYREG_PRT15_DR
.set DEBUG_ILIM__INP_DIS, CYREG_PRT15_INP_DIS
.set DEBUG_ILIM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DEBUG_ILIM__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DEBUG_ILIM__LCD_EN, CYREG_PRT15_LCD_EN
.set DEBUG_ILIM__MASK, 0x10
.set DEBUG_ILIM__PORT, 15
.set DEBUG_ILIM__PRT, CYREG_PRT15_PRT
.set DEBUG_ILIM__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DEBUG_ILIM__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DEBUG_ILIM__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DEBUG_ILIM__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DEBUG_ILIM__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DEBUG_ILIM__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DEBUG_ILIM__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DEBUG_ILIM__PS, CYREG_PRT15_PS
.set DEBUG_ILIM__SHIFT, 4
.set DEBUG_ILIM__SLW, CYREG_PRT15_SLW

/* FB_capture */
.set FB_capture_TimerHW__CAP0, CYREG_TMR0_CAP0
.set FB_capture_TimerHW__CAP1, CYREG_TMR0_CAP1
.set FB_capture_TimerHW__CFG0, CYREG_TMR0_CFG0
.set FB_capture_TimerHW__CFG1, CYREG_TMR0_CFG1
.set FB_capture_TimerHW__CFG2, CYREG_TMR0_CFG2
.set FB_capture_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set FB_capture_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set FB_capture_TimerHW__PER0, CYREG_TMR0_PER0
.set FB_capture_TimerHW__PER1, CYREG_TMR0_PER1
.set FB_capture_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set FB_capture_TimerHW__PM_ACT_MSK, 0x01
.set FB_capture_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set FB_capture_TimerHW__PM_STBY_MSK, 0x01
.set FB_capture_TimerHW__RT0, CYREG_TMR0_RT0
.set FB_capture_TimerHW__RT1, CYREG_TMR0_RT1
.set FB_capture_TimerHW__SR0, CYREG_TMR0_SR0

/* IDAC_therm */
.set IDAC_therm_viDAC8__CR0, CYREG_DAC2_CR0
.set IDAC_therm_viDAC8__CR1, CYREG_DAC2_CR1
.set IDAC_therm_viDAC8__D, CYREG_DAC2_D
.set IDAC_therm_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC_therm_viDAC8__PM_ACT_MSK, 0x04
.set IDAC_therm_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC_therm_viDAC8__PM_STBY_MSK, 0x04
.set IDAC_therm_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDAC_therm_viDAC8__SW0, CYREG_DAC2_SW0
.set IDAC_therm_viDAC8__SW2, CYREG_DAC2_SW2
.set IDAC_therm_viDAC8__SW3, CYREG_DAC2_SW3
.set IDAC_therm_viDAC8__SW4, CYREG_DAC2_SW4
.set IDAC_therm_viDAC8__TR, CYREG_DAC2_TR
.set IDAC_therm_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDAC_therm_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDAC_therm_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDAC_therm_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDAC_therm_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDAC_therm_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDAC_therm_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDAC_therm_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDAC_therm_viDAC8__TST, CYREG_DAC2_TST

/* QCW_CL_DMA */
.set QCW_CL_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set QCW_CL_DMA__DRQ_NUMBER, 7
.set QCW_CL_DMA__NUMBEROF_TDS, 0
.set QCW_CL_DMA__PRIORITY, 2
.set QCW_CL_DMA__TERMIN_EN, 0
.set QCW_CL_DMA__TERMIN_SEL, 0
.set QCW_CL_DMA__TERMOUT0_EN, 0
.set QCW_CL_DMA__TERMOUT0_SEL, 0
.set QCW_CL_DMA__TERMOUT1_EN, 0
.set QCW_CL_DMA__TERMOUT1_SEL, 0

/* QCW_enable */
.set QCW_enable_Sync_ctrl_reg__0__MASK, 0x01
.set QCW_enable_Sync_ctrl_reg__0__POS, 0
.set QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set QCW_enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set QCW_enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set QCW_enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set QCW_enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set QCW_enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set QCW_enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set QCW_enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QCW_enable_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set QCW_enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set QCW_enable_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set QCW_enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set QCW_enable_Sync_ctrl_reg__MASK, 0x01
.set QCW_enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QCW_enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QCW_enable_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* TR1_CL_DMA */
.set TR1_CL_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set TR1_CL_DMA__DRQ_NUMBER, 9
.set TR1_CL_DMA__NUMBEROF_TDS, 0
.set TR1_CL_DMA__PRIORITY, 2
.set TR1_CL_DMA__TERMIN_EN, 0
.set TR1_CL_DMA__TERMIN_SEL, 0
.set TR1_CL_DMA__TERMOUT0_EN, 0
.set TR1_CL_DMA__TERMOUT0_SEL, 0
.set TR1_CL_DMA__TERMOUT1_EN, 0
.set TR1_CL_DMA__TERMOUT1_SEL, 0

/* PSBINIT_DMA */
.set PSBINIT_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set PSBINIT_DMA__DRQ_NUMBER, 4
.set PSBINIT_DMA__NUMBEROF_TDS, 0
.set PSBINIT_DMA__PRIORITY, 2
.set PSBINIT_DMA__TERMIN_EN, 0
.set PSBINIT_DMA__TERMIN_SEL, 0
.set PSBINIT_DMA__TERMOUT0_EN, 0
.set PSBINIT_DMA__TERMOUT0_SEL, 0
.set PSBINIT_DMA__TERMOUT1_EN, 0
.set PSBINIT_DMA__TERMOUT1_SEL, 0

/* ZCD_counter */
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ZCD_counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__MASK, 0x6B
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ZCD_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* digipot_clk */
.set digipot_clk__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set digipot_clk__0__MASK, 0x10
.set digipot_clk__0__PC, CYREG_PRT1_PC4
.set digipot_clk__0__PORT, 1
.set digipot_clk__0__SHIFT, 4
.set digipot_clk__AG, CYREG_PRT1_AG
.set digipot_clk__AMUX, CYREG_PRT1_AMUX
.set digipot_clk__BIE, CYREG_PRT1_BIE
.set digipot_clk__BIT_MASK, CYREG_PRT1_BIT_MASK
.set digipot_clk__BYP, CYREG_PRT1_BYP
.set digipot_clk__CTL, CYREG_PRT1_CTL
.set digipot_clk__DM0, CYREG_PRT1_DM0
.set digipot_clk__DM1, CYREG_PRT1_DM1
.set digipot_clk__DM2, CYREG_PRT1_DM2
.set digipot_clk__DR, CYREG_PRT1_DR
.set digipot_clk__INP_DIS, CYREG_PRT1_INP_DIS
.set digipot_clk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set digipot_clk__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set digipot_clk__LCD_EN, CYREG_PRT1_LCD_EN
.set digipot_clk__MASK, 0x10
.set digipot_clk__PORT, 1
.set digipot_clk__PRT, CYREG_PRT1_PRT
.set digipot_clk__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set digipot_clk__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set digipot_clk__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set digipot_clk__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set digipot_clk__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set digipot_clk__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set digipot_clk__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set digipot_clk__PS, CYREG_PRT1_PS
.set digipot_clk__SHIFT, 4
.set digipot_clk__SLW, CYREG_PRT1_SLW

/* digipot_ncs */
.set digipot_ncs__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set digipot_ncs__0__MASK, 0x80
.set digipot_ncs__0__PC, CYREG_PRT12_PC7
.set digipot_ncs__0__PORT, 12
.set digipot_ncs__0__SHIFT, 7
.set digipot_ncs__AG, CYREG_PRT12_AG
.set digipot_ncs__BIE, CYREG_PRT12_BIE
.set digipot_ncs__BIT_MASK, CYREG_PRT12_BIT_MASK
.set digipot_ncs__BYP, CYREG_PRT12_BYP
.set digipot_ncs__DM0, CYREG_PRT12_DM0
.set digipot_ncs__DM1, CYREG_PRT12_DM1
.set digipot_ncs__DM2, CYREG_PRT12_DM2
.set digipot_ncs__DR, CYREG_PRT12_DR
.set digipot_ncs__INP_DIS, CYREG_PRT12_INP_DIS
.set digipot_ncs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set digipot_ncs__MASK, 0x80
.set digipot_ncs__PORT, 12
.set digipot_ncs__PRT, CYREG_PRT12_PRT
.set digipot_ncs__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set digipot_ncs__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set digipot_ncs__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set digipot_ncs__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set digipot_ncs__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set digipot_ncs__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set digipot_ncs__PS, CYREG_PRT12_PS
.set digipot_ncs__SHIFT, 7
.set digipot_ncs__SIO_CFG, CYREG_PRT12_SIO_CFG
.set digipot_ncs__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set digipot_ncs__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set digipot_ncs__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set digipot_ncs__SLW, CYREG_PRT12_SLW

/* FB_THRSH_DAC */
.set FB_THRSH_DAC_viDAC8__CR0, CYREG_DAC3_CR0
.set FB_THRSH_DAC_viDAC8__CR1, CYREG_DAC3_CR1
.set FB_THRSH_DAC_viDAC8__D, CYREG_DAC3_D
.set FB_THRSH_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set FB_THRSH_DAC_viDAC8__PM_ACT_MSK, 0x08
.set FB_THRSH_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set FB_THRSH_DAC_viDAC8__PM_STBY_MSK, 0x08
.set FB_THRSH_DAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set FB_THRSH_DAC_viDAC8__SW0, CYREG_DAC3_SW0
.set FB_THRSH_DAC_viDAC8__SW2, CYREG_DAC3_SW2
.set FB_THRSH_DAC_viDAC8__SW3, CYREG_DAC3_SW3
.set FB_THRSH_DAC_viDAC8__SW4, CYREG_DAC3_SW4
.set FB_THRSH_DAC_viDAC8__TR, CYREG_DAC3_TR
.set FB_THRSH_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set FB_THRSH_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set FB_THRSH_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set FB_THRSH_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set FB_THRSH_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set FB_THRSH_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set FB_THRSH_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set FB_THRSH_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set FB_THRSH_DAC_viDAC8__TST, CYREG_DAC3_TST

/* LED_sysfault */
.set LED_sysfault__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set LED_sysfault__0__MASK, 0x08
.set LED_sysfault__0__PC, CYREG_PRT2_PC3
.set LED_sysfault__0__PORT, 2
.set LED_sysfault__0__SHIFT, 3
.set LED_sysfault__AG, CYREG_PRT2_AG
.set LED_sysfault__AMUX, CYREG_PRT2_AMUX
.set LED_sysfault__BIE, CYREG_PRT2_BIE
.set LED_sysfault__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_sysfault__BYP, CYREG_PRT2_BYP
.set LED_sysfault__CTL, CYREG_PRT2_CTL
.set LED_sysfault__DM0, CYREG_PRT2_DM0
.set LED_sysfault__DM1, CYREG_PRT2_DM1
.set LED_sysfault__DM2, CYREG_PRT2_DM2
.set LED_sysfault__DR, CYREG_PRT2_DR
.set LED_sysfault__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_sysfault__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_sysfault__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_sysfault__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_sysfault__MASK, 0x08
.set LED_sysfault__PORT, 2
.set LED_sysfault__PRT, CYREG_PRT2_PRT
.set LED_sysfault__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_sysfault__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_sysfault__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_sysfault__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_sysfault__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_sysfault__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_sysfault__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_sysfault__PS, CYREG_PRT2_PS
.set LED_sysfault__SHIFT, 3
.set LED_sysfault__SLW, CYREG_PRT2_SLW

/* button_input */
.set button_input__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set button_input__0__MASK, 0x04
.set button_input__0__PC, CYREG_PRT12_PC2
.set button_input__0__PORT, 12
.set button_input__0__SHIFT, 2
.set button_input__AG, CYREG_PRT12_AG
.set button_input__BIE, CYREG_PRT12_BIE
.set button_input__BIT_MASK, CYREG_PRT12_BIT_MASK
.set button_input__BYP, CYREG_PRT12_BYP
.set button_input__DM0, CYREG_PRT12_DM0
.set button_input__DM1, CYREG_PRT12_DM1
.set button_input__DM2, CYREG_PRT12_DM2
.set button_input__DR, CYREG_PRT12_DR
.set button_input__INP_DIS, CYREG_PRT12_INP_DIS
.set button_input__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set button_input__MASK, 0x04
.set button_input__PORT, 12
.set button_input__PRT, CYREG_PRT12_PRT
.set button_input__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set button_input__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set button_input__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set button_input__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set button_input__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set button_input__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set button_input__PS, CYREG_PRT12_PS
.set button_input__SHIFT, 2
.set button_input__SIO_CFG, CYREG_PRT12_SIO_CFG
.set button_input__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set button_input__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set button_input__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set button_input__SLW, CYREG_PRT12_SLW

/* digipot_data */
.set digipot_data__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set digipot_data__0__MASK, 0x20
.set digipot_data__0__PC, CYREG_PRT12_PC5
.set digipot_data__0__PORT, 12
.set digipot_data__0__SHIFT, 5
.set digipot_data__AG, CYREG_PRT12_AG
.set digipot_data__BIE, CYREG_PRT12_BIE
.set digipot_data__BIT_MASK, CYREG_PRT12_BIT_MASK
.set digipot_data__BYP, CYREG_PRT12_BYP
.set digipot_data__DM0, CYREG_PRT12_DM0
.set digipot_data__DM1, CYREG_PRT12_DM1
.set digipot_data__DM2, CYREG_PRT12_DM2
.set digipot_data__DR, CYREG_PRT12_DR
.set digipot_data__INP_DIS, CYREG_PRT12_INP_DIS
.set digipot_data__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set digipot_data__MASK, 0x20
.set digipot_data__PORT, 12
.set digipot_data__PRT, CYREG_PRT12_PRT
.set digipot_data__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set digipot_data__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set digipot_data__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set digipot_data__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set digipot_data__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set digipot_data__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set digipot_data__PS, CYREG_PRT12_PS
.set digipot_data__SHIFT, 5
.set digipot_data__SIO_CFG, CYREG_PRT12_SIO_CFG
.set digipot_data__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set digipot_data__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set digipot_data__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set digipot_data__SLW, CYREG_PRT12_SLW

/* interrupter1 */
.set interrupter1_control_Sync_ctrl_reg__0__MASK, 0x01
.set interrupter1_control_Sync_ctrl_reg__0__POS, 0
.set interrupter1_control_Sync_ctrl_reg__1__MASK, 0x02
.set interrupter1_control_Sync_ctrl_reg__1__POS, 1
.set interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set interrupter1_control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set interrupter1_control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set interrupter1_control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set interrupter1_control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set interrupter1_control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set interrupter1_control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set interrupter1_control_Sync_ctrl_reg__2__MASK, 0x04
.set interrupter1_control_Sync_ctrl_reg__2__POS, 2
.set interrupter1_control_Sync_ctrl_reg__3__MASK, 0x08
.set interrupter1_control_Sync_ctrl_reg__3__POS, 3
.set interrupter1_control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set interrupter1_control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set interrupter1_control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set interrupter1_control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set interrupter1_control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set interrupter1_control_Sync_ctrl_reg__MASK, 0x0F
.set interrupter1_control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set interrupter1_control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set interrupter1_control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set interrupter1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set interrupter1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set interrupter1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set interrupter1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set interrupter1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set interrupter1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set interrupter1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set interrupter1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set interrupter1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set interrupter1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set interrupter1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set interrupter1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set interrupter1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set interrupter1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set interrupter1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* system_fault */
.set system_fault_Sync_ctrl_reg__0__MASK, 0x01
.set system_fault_Sync_ctrl_reg__0__POS, 0
.set system_fault_Sync_ctrl_reg__1__MASK, 0x02
.set system_fault_Sync_ctrl_reg__1__POS, 1
.set system_fault_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set system_fault_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set system_fault_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set system_fault_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set system_fault_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set system_fault_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set system_fault_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set system_fault_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set system_fault_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set system_fault_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set system_fault_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set system_fault_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set system_fault_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set system_fault_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set system_fault_Sync_ctrl_reg__MASK, 0x03
.set system_fault_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set system_fault_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set system_fault_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* OnTimeCounter */
.set OnTimeCounter_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OnTimeCounter_TimerUDB_rstSts_stsreg__0__POS, 0
.set OnTimeCounter_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set OnTimeCounter_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set OnTimeCounter_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OnTimeCounter_TimerUDB_rstSts_stsreg__2__POS, 2
.set OnTimeCounter_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OnTimeCounter_TimerUDB_rstSts_stsreg__3__POS, 3
.set OnTimeCounter_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OnTimeCounter_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set OnTimeCounter_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set OnTimeCounter_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB10_F1
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set OnTimeCounter_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL

/* Sample_Hold_1 */
.set Sample_Hold_1_SC__BST, CYREG_SC1_BST
.set Sample_Hold_1_SC__CLK, CYREG_SC1_CLK
.set Sample_Hold_1_SC__CMPINV, CYREG_SC_CMPINV
.set Sample_Hold_1_SC__CMPINV_MASK, 0x02
.set Sample_Hold_1_SC__CPTR, CYREG_SC_CPTR
.set Sample_Hold_1_SC__CPTR_MASK, 0x02
.set Sample_Hold_1_SC__CR0, CYREG_SC1_CR0
.set Sample_Hold_1_SC__CR1, CYREG_SC1_CR1
.set Sample_Hold_1_SC__CR2, CYREG_SC1_CR2
.set Sample_Hold_1_SC__MSK, CYREG_SC_MSK
.set Sample_Hold_1_SC__MSK_MASK, 0x02
.set Sample_Hold_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Sample_Hold_1_SC__PM_ACT_MSK, 0x02
.set Sample_Hold_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Sample_Hold_1_SC__PM_STBY_MSK, 0x02
.set Sample_Hold_1_SC__SR, CYREG_SC_SR
.set Sample_Hold_1_SC__SR_MASK, 0x02
.set Sample_Hold_1_SC__SW0, CYREG_SC1_SW0
.set Sample_Hold_1_SC__SW10, CYREG_SC1_SW10
.set Sample_Hold_1_SC__SW2, CYREG_SC1_SW2
.set Sample_Hold_1_SC__SW3, CYREG_SC1_SW3
.set Sample_Hold_1_SC__SW4, CYREG_SC1_SW4
.set Sample_Hold_1_SC__SW6, CYREG_SC1_SW6
.set Sample_Hold_1_SC__SW7, CYREG_SC1_SW7
.set Sample_Hold_1_SC__SW8, CYREG_SC1_SW8
.set Sample_Hold_1_SC__WRK1, CYREG_SC_WRK1
.set Sample_Hold_1_SC__WRK1_MASK, 0x02

/* FBC_to_ram_DMA */
.set FBC_to_ram_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set FBC_to_ram_DMA__DRQ_NUMBER, 2
.set FBC_to_ram_DMA__NUMBEROF_TDS, 0
.set FBC_to_ram_DMA__PRIORITY, 2
.set FBC_to_ram_DMA__TERMIN_EN, 0
.set FBC_to_ram_DMA__TERMIN_SEL, 0
.set FBC_to_ram_DMA__TERMOUT0_EN, 1
.set FBC_to_ram_DMA__TERMOUT0_SEL, 2
.set FBC_to_ram_DMA__TERMOUT1_EN, 0
.set FBC_to_ram_DMA__TERMOUT1_SEL, 0

/* interrupterIRQ */
.set interrupterIRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set interrupterIRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set interrupterIRQ__INTC_MASK, 0x200
.set interrupterIRQ__INTC_NUMBER, 9
.set interrupterIRQ__INTC_PRIOR_NUM, 7
.set interrupterIRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set interrupterIRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set interrupterIRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Ext_Interrupter */
.set Ext_Interrupter__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Ext_Interrupter__0__MASK, 0x04
.set Ext_Interrupter__0__PC, CYREG_PRT2_PC2
.set Ext_Interrupter__0__PORT, 2
.set Ext_Interrupter__0__SHIFT, 2
.set Ext_Interrupter__AG, CYREG_PRT2_AG
.set Ext_Interrupter__AMUX, CYREG_PRT2_AMUX
.set Ext_Interrupter__BIE, CYREG_PRT2_BIE
.set Ext_Interrupter__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Ext_Interrupter__BYP, CYREG_PRT2_BYP
.set Ext_Interrupter__CTL, CYREG_PRT2_CTL
.set Ext_Interrupter__DM0, CYREG_PRT2_DM0
.set Ext_Interrupter__DM1, CYREG_PRT2_DM1
.set Ext_Interrupter__DM2, CYREG_PRT2_DM2
.set Ext_Interrupter__DR, CYREG_PRT2_DR
.set Ext_Interrupter__INP_DIS, CYREG_PRT2_INP_DIS
.set Ext_Interrupter__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Ext_Interrupter__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Ext_Interrupter__LCD_EN, CYREG_PRT2_LCD_EN
.set Ext_Interrupter__MASK, 0x04
.set Ext_Interrupter__PORT, 2
.set Ext_Interrupter__PRT, CYREG_PRT2_PRT
.set Ext_Interrupter__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Ext_Interrupter__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Ext_Interrupter__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Ext_Interrupter__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Ext_Interrupter__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Ext_Interrupter__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Ext_Interrupter__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Ext_Interrupter__PS, CYREG_PRT2_PS
.set Ext_Interrupter__SHIFT, 2
.set Ext_Interrupter__SLW, CYREG_PRT2_SLW

/* FB_glitch_detect */
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set FB_glitch_detect_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__0__POS, 0
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__1__POS, 1
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__2__POS, 2
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__3__POS, 3
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set FB_glitch_detect_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB15_A0
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB15_A1
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB15_D0
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB15_D1
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB15_F0
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB15_F1
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* fram_to_PWMA_DMA */
.set fram_to_PWMA_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set fram_to_PWMA_DMA__DRQ_NUMBER, 10
.set fram_to_PWMA_DMA__NUMBEROF_TDS, 0
.set fram_to_PWMA_DMA__PRIORITY, 2
.set fram_to_PWMA_DMA__TERMIN_EN, 0
.set fram_to_PWMA_DMA__TERMIN_SEL, 0
.set fram_to_PWMA_DMA__TERMOUT0_EN, 0
.set fram_to_PWMA_DMA__TERMOUT0_SEL, 0
.set fram_to_PWMA_DMA__TERMOUT1_EN, 0
.set fram_to_PWMA_DMA__TERMOUT1_SEL, 0

/* ram_to_filter_DMA */
.set ram_to_filter_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL3
.set ram_to_filter_DMA__DRQ_NUMBER, 12
.set ram_to_filter_DMA__NUMBEROF_TDS, 0
.set ram_to_filter_DMA__PRIORITY, 2
.set ram_to_filter_DMA__TERMIN_EN, 0
.set ram_to_filter_DMA__TERMIN_SEL, 0
.set ram_to_filter_DMA__TERMOUT0_EN, 0
.set ram_to_filter_DMA__TERMOUT0_SEL, 0
.set ram_to_filter_DMA__TERMOUT1_EN, 0
.set ram_to_filter_DMA__TERMOUT1_SEL, 0

/* filter_to_fram_DMA */
.set filter_to_fram_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set filter_to_fram_DMA__DRQ_NUMBER, 8
.set filter_to_fram_DMA__NUMBEROF_TDS, 0
.set filter_to_fram_DMA__PRIORITY, 2
.set filter_to_fram_DMA__TERMIN_EN, 0
.set filter_to_fram_DMA__TERMIN_SEL, 0
.set filter_to_fram_DMA__TERMOUT0_EN, 0
.set filter_to_fram_DMA__TERMOUT0_SEL, 0
.set filter_to_fram_DMA__TERMOUT1_EN, 0
.set filter_to_fram_DMA__TERMOUT1_SEL, 0

/* interrupterTimebase */
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB10_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB10_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB10_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB10_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB10_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB10_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB11_A0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB11_A1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB11_D0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB11_D1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB11_F0
.set interrupterTimebase_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB11_F1
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set interrupterTimebase_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB11_ST

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x10
.set UART_RXInternalInterrupt__INTC_NUMBER, 4
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x20
.set UART_TXInternalInterrupt__INTC_NUMBER, 5
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000AE3C
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0, 5
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1, 5
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2, 5
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3, 5
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CyINTCLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set CyINTCLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set CyINTCLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set CyINTCLK__CFG2_SRC_SEL_MASK, 0x07
.set CyINTCLK__INDEX, 0x02
.set CyINTCLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyINTCLK__PM_ACT_MSK, 0x04
.set CyINTCLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyINTCLK__PM_STBY_MSK, 0x04
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyPWMCLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CyPWMCLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CyPWMCLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CyPWMCLK__CFG2_SRC_SEL_MASK, 0x07
.set CyPWMCLK__INDEX, 0x00
.set CyPWMCLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyPWMCLK__PM_ACT_MSK, 0x01
.set CyPWMCLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyPWMCLK__PM_STBY_MSK, 0x01
.set Cysamp_clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Cysamp_clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Cysamp_clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Cysamp_clk__CFG2_SRC_SEL_MASK, 0x07
.set Cysamp_clk__INDEX, 0x01
.set Cysamp_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Cysamp_clk__PM_ACT_MSK, 0x02
.set Cysamp_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Cysamp_clk__PM_STBY_MSK, 0x02
.set Dedicated_Output__INTTYPE, CYREG_PICU0_INTTYPE1
.set Dedicated_Output__MASK, 0x02
.set Dedicated_Output__PC, CYREG_PRT0_PC1
.set Dedicated_Output__PORT, 0
.set Dedicated_Output__SHIFT, 1
.set DMA_CHANNELS_USED__MASK0, 0x00001FFF
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
