# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test_bram_adder.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_bram_adder.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../test_bram_adder.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../test_bram_adder.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../test_bram_adder.srcs/sources_1/new/adder_v2.v" \
"../../../../test_bram_adder.srcs/sim_1/new/tb_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
