// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=44,HLS_SYN_FF=14332,HLS_SYN_LUT=26830,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [159:0] x_V;
output  [9:0] y_0_V;
output   y_0_V_ap_vld;
output  [9:0] y_1_V;
output   y_1_V_ap_vld;
output  [9:0] y_2_V;
output   y_2_V_ap_vld;
output  [9:0] y_3_V;
output   y_3_V_ap_vld;
output  [9:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [159:0] x_V_preg;
reg   [159:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [9:0] p_Val2_10_fu_388_p4;
reg  signed [9:0] p_Val2_10_reg_1280;
reg   [9:0] p_Val2_10_reg_1280_pp0_iter1_reg;
wire   [9:0] p_Val2_1_fu_402_p4;
reg   [9:0] p_Val2_1_reg_1290;
reg   [9:0] p_Val2_1_reg_1290_pp0_iter1_reg;
reg  signed [9:0] p_Val2_2_reg_1296;
reg  signed [9:0] p_Val2_2_reg_1296_pp0_iter1_reg;
reg  signed [9:0] p_Val2_2_reg_1296_pp0_iter2_reg;
reg  signed [9:0] p_Val2_2_reg_1296_pp0_iter3_reg;
wire  signed [9:0] p_Val2_3_fu_422_p4;
reg  signed [9:0] p_Val2_3_reg_1305;
reg   [9:0] p_Val2_3_reg_1305_pp0_iter1_reg;
wire  signed [9:0] p_Val2_7_fu_451_p4;
reg   [9:0] p_Val2_7_reg_1314;
reg  signed [9:0] p_Val2_7_reg_1314_pp0_iter1_reg;
reg   [9:0] trunc_ln708_8_reg_1325;
wire  signed [13:0] grp_fu_1185_p3;
reg  signed [13:0] add_ln1192_2_reg_1330;
wire   [13:0] r_V_26_fu_539_p2;
reg   [13:0] r_V_26_reg_1335;
reg   [13:0] r_V_26_reg_1335_pp0_iter2_reg;
reg   [13:0] r_V_26_reg_1335_pp0_iter3_reg;
reg   [9:0] trunc_ln708_5_reg_1340;
wire  signed [15:0] grp_fu_1202_p3;
reg  signed [15:0] ret_V_16_reg_1345;
reg   [9:0] trunc_ln708_9_reg_1350;
wire   [11:0] ret_V_24_fu_634_p2;
reg   [11:0] ret_V_24_reg_1355;
reg   [11:0] ret_V_24_reg_1355_pp0_iter3_reg;
reg   [11:0] ret_V_24_reg_1355_pp0_iter4_reg;
reg   [11:0] ret_V_24_reg_1355_pp0_iter5_reg;
reg   [9:0] trunc_ln708_4_reg_1360;
reg   [9:0] trunc_ln708_6_reg_1365;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_return;
reg   [5:0] p_Val2_s_reg_1370;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_return;
reg  signed [5:0] p_4_reg_1375;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_return;
reg   [5:0] p_Val2_5_reg_1380;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_return;
reg   [5:0] p_Val2_9_reg_1385;
wire  signed [10:0] r_V_fu_742_p1;
reg  signed [10:0] r_V_reg_1390;
wire  signed [15:0] grp_fu_1237_p3;
reg  signed [15:0] ret_V_7_reg_1395;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_return;
reg   [5:0] p_Val2_6_reg_1400;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_return;
reg  signed [5:0] p_Val2_4_reg_1405;
wire   [18:0] add_ln1192_10_fu_854_p2;
reg  signed [18:0] add_ln1192_10_reg_1410;
wire   [6:0] ret_V_19_fu_864_p2;
reg   [6:0] ret_V_19_reg_1415;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_return;
reg   [5:0] p_7_reg_1420;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_return;
reg   [5:0] p_11_reg_1425;
reg   [5:0] p_11_reg_1425_pp0_iter5_reg;
wire   [10:0] add_ln1192_fu_889_p2;
reg  signed [10:0] add_ln1192_reg_1430;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_return;
reg  signed [5:0] p_1_reg_1435;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_return;
reg   [5:0] p_2_reg_1440;
wire  signed [31:0] grp_fu_1245_p3;
reg  signed [31:0] mul_ln1192_2_reg_1445;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_return;
reg   [5:0] p_8_reg_1450;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_return;
reg   [5:0] p_9_reg_1455;
reg   [5:0] p_9_reg_1455_pp0_iter6_reg;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_return;
reg   [5:0] p_3_reg_1460;
reg   [5:0] p_3_reg_1460_pp0_iter6_reg;
reg   [5:0] p_3_reg_1460_pp0_iter7_reg;
wire  signed [31:0] mul_ln1192_6_fu_1253_p2;
reg  signed [31:0] mul_ln1192_6_reg_1465;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_return;
reg   [5:0] p_5_reg_1470;
wire  signed [25:0] r_V_14_fu_1259_p2;
reg  signed [25:0] r_V_14_reg_1475;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_return;
reg   [5:0] p_10_reg_1480;
reg   [9:0] trunc_ln708_1_reg_1485;
reg   [9:0] trunc_ln708_1_reg_1485_pp0_iter7_reg;
wire  signed [33:0] mul_ln1192_3_fu_1028_p2;
reg  signed [33:0] mul_ln1192_3_reg_1490;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_return;
reg   [5:0] p_Val2_8_reg_1495;
reg   [5:0] p_Val2_8_reg_1495_pp0_iter7_reg;
wire  signed [41:0] mul_ln1192_8_fu_1050_p2;
reg  signed [41:0] mul_ln1192_8_reg_1500;
wire   [11:0] r_V_11_fu_1060_p2;
reg   [11:0] r_V_11_reg_1505;
wire  signed [37:0] mul_ln1192_11_fu_1274_p2;
reg  signed [37:0] mul_ln1192_11_reg_1510;
wire   [11:0] r_V_18_fu_1085_p2;
reg   [11:0] r_V_18_reg_1515;
wire  signed [33:0] mul_ln1192_4_fu_1094_p2;
reg  signed [33:0] mul_ln1192_4_reg_1520;
wire   [41:0] mul_ln1192_9_fu_1102_p2;
reg   [41:0] mul_ln1192_9_reg_1525;
reg   [9:0] trunc_ln708_10_reg_1530;
reg    ap_block_pp0_stage0_subdone;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ce;
wire   [9:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call58;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call58;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call58;
reg    ap_block_pp0_stage0_11001_ignoreCallOp17;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ce;
wire   [9:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp19;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call82;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call82;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call82;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call82;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call82;
reg    ap_block_pp0_stage0_11001_ignoreCallOp44;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ce;
wire   [9:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call195;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call195;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call195;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call195;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call195;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call195;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call195;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call195;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call195;
reg    ap_block_pp0_stage0_11001_ignoreCallOp65;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ce;
wire   [9:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_input_V;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call28;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call28;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call28;
reg    ap_block_pp0_stage0_11001_ignoreCallOp73;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp88;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call144;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call144;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call144;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call144;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call144;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call144;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call144;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call144;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call144;
reg    ap_block_pp0_stage0_11001_ignoreCallOp100;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call182;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call182;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call182;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call182;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call182;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call182;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call182;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call182;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call182;
reg    ap_block_pp0_stage0_11001_ignoreCallOp108;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_done;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_idle;
wire    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ready;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ce;
wire   [5:0] grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call157;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call157;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call157;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call157;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call157;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call157;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call157;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call157;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call157;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp21;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call121;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call121;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call121;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call121;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call121;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call121;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call121;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call121;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call121;
reg    ap_block_pp0_stage0_11001_ignoreCallOp23;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp43;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call173;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call173;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call173;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call173;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call173;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call173;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call173;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call173;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call173;
reg    ap_block_pp0_stage0_11001_ignoreCallOp54;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ce;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call22;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call22;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call22;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call22;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call22;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call22;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call22;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call22;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call22;
reg    ap_block_pp0_stage0_11001_ignoreCallOp71;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call38;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call38;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call38;
reg    ap_block_pp0_stage0_11001_ignoreCallOp76;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call48;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call48;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call48;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call93;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call93;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call93;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call93;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call93;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call93;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call93;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call93;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call93;
reg    ap_block_pp0_stage0_11001_ignoreCallOp85;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call97;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call97;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call97;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call97;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call97;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call97;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call97;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call97;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call97;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call116;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call116;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call116;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call116;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call116;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call116;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call116;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call116;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call116;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg;
reg    grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [13:0] grp_fu_1176_p3;
wire  signed [9:0] mul_ln1192_1_fu_488_p1;
wire   [12:0] shl_ln_fu_494_p3;
wire   [10:0] shl_ln1118_1_fu_505_p3;
wire  signed [13:0] sext_ln1118_fu_501_p1;
wire  signed [13:0] sext_ln1118_1_fu_512_p1;
wire   [13:0] r_V_23_fu_516_p2;
wire   [13:0] sub_ln1118_fu_533_p2;
wire  signed [13:0] grp_fu_1193_p3;
wire  signed [13:0] grp_fu_1210_p3;
wire  signed [13:0] sext_ln1192_fu_482_p1;
wire   [12:0] shl_ln1118_6_fu_572_p3;
wire  signed [13:0] sext_ln1118_9_fu_579_p1;
wire  signed [13:0] sext_ln1118_7_fu_545_p1;
wire   [13:0] r_V_29_fu_583_p2;
wire   [13:0] r_V_28_fu_566_p2;
wire   [13:0] add_ln1192_18_fu_589_p2;
wire   [13:0] ret_V_39_fu_595_p2;
wire   [10:0] r_V_19_fu_612_p3;
wire   [10:0] r_V_20_fu_619_p3;
wire  signed [11:0] sext_ln703_1_fu_626_p1;
wire  signed [11:0] sext_ln703_2_fu_630_p1;
(* use_dsp48 = "no" *) wire   [13:0] ret_V_27_fu_645_p2;
wire   [9:0] sub_ln703_fu_661_p2;
wire  signed [10:0] lhs_V_1_fu_678_p1;
wire  signed [10:0] rhs_V_1_fu_681_p1;
wire   [10:0] ret_V_31_fu_684_p2;
wire  signed [11:0] lhs_V_2_fu_690_p1;
wire   [11:0] ret_V_11_fu_694_p2;
wire  signed [13:0] grp_fu_1219_p3;
wire  signed [17:0] grp_fu_1228_p3;
wire   [10:0] r_V_22_fu_745_p2;
wire  signed [10:0] sext_ln703_5_fu_751_p1;
wire   [10:0] ret_V_29_fu_754_p2;
wire  signed [10:0] ret_V_fu_760_p2;
wire  signed [9:0] tmp_4_fu_773_p3;
wire  signed [6:0] sext_ln703_9_fu_784_p1;
wire   [6:0] ret_V_13_fu_787_p2;
wire  signed [6:0] r_V_8_fu_797_p0;
wire  signed [13:0] sext_ln1116_2_fu_793_p1;
wire  signed [6:0] r_V_8_fu_797_p1;
wire   [13:0] r_V_8_fu_797_p2;
wire   [16:0] tmp_s_fu_803_p3;
wire   [14:0] tmp_1_fu_815_p3;
wire  signed [17:0] sext_ln1118_5_fu_823_p1;
wire  signed [17:0] sext_ln1118_4_fu_811_p1;
wire   [17:0] r_V_27_fu_827_p2;
wire   [17:0] lhs_V_4_fu_837_p3;
wire  signed [18:0] sext_ln728_4_fu_844_p1;
wire  signed [18:0] sext_ln1118_6_fu_833_p1;
wire   [18:0] ret_V_33_fu_848_p2;
wire  signed [5:0] sext_ln703_10_fu_860_p0;
wire  signed [6:0] sext_ln703_10_fu_860_p1;
wire  signed [10:0] sext_ln703_4_fu_870_p1;
wire   [10:0] ret_V_25_fu_874_p2;
wire  signed [10:0] sext_ln1193_fu_879_p1;
wire   [10:0] ret_V_26_fu_883_p2;
wire  signed [6:0] sext_ln1253_fu_895_p1;
wire  signed [5:0] r_V_25_fu_907_p0;
wire  signed [11:0] sext_ln1116_1_fu_904_p1;
wire  signed [5:0] r_V_25_fu_907_p1;
wire  signed [11:0] r_V_25_fu_907_p2;
wire   [6:0] r_V_24_fu_898_p2;
wire  signed [10:0] tmp_fu_917_p3;
wire  signed [6:0] r_V_12_fu_942_p0;
wire  signed [13:0] sext_ln1116_5_fu_939_p1;
wire  signed [6:0] r_V_12_fu_942_p1;
wire  signed [5:0] r_V_13_fu_951_p0;
wire  signed [11:0] sext_ln1116_6_fu_948_p1;
wire  signed [5:0] r_V_13_fu_951_p1;
wire  signed [13:0] r_V_12_fu_942_p2;
wire  signed [11:0] r_V_13_fu_951_p2;
wire  signed [15:0] lhs_V_fu_971_p3;
wire  signed [16:0] grp_fu_1265_p3;
wire  signed [5:0] r_V_21_fu_988_p0;
wire  signed [11:0] sext_ln1116_fu_985_p1;
wire  signed [5:0] r_V_21_fu_988_p1;
wire   [11:0] r_V_21_fu_988_p2;
wire   [15:0] tmp_3_fu_994_p3;
wire  signed [17:0] sext_ln700_3_fu_982_p1;
wire  signed [17:0] rhs_V_fu_1002_p1;
wire   [17:0] ret_V_28_fu_1006_p2;
wire  signed [5:0] mul_ln1192_3_fu_1028_p0;
wire  signed [28:0] mul_ln1192_3_fu_1028_p1;
wire  signed [5:0] r_V_10_fu_1040_p0;
wire  signed [11:0] sext_ln1116_3_fu_1037_p1;
wire  signed [5:0] r_V_10_fu_1040_p1;
wire   [11:0] r_V_10_fu_1040_p2;
wire  signed [11:0] mul_ln1192_8_fu_1050_p0;
wire  signed [30:0] mul_ln1192_8_fu_1050_p1;
wire  signed [5:0] r_V_11_fu_1060_p0;
wire  signed [11:0] sext_ln1116_4_fu_1056_p1;
wire  signed [5:0] r_V_11_fu_1060_p1;
wire  signed [5:0] r_V_15_fu_1069_p0;
wire  signed [11:0] sext_ln1116_8_fu_1066_p1;
wire  signed [5:0] r_V_15_fu_1069_p1;
wire  signed [11:0] r_V_15_fu_1069_p2;
wire  signed [5:0] r_V_18_fu_1085_p0;
wire  signed [11:0] sext_ln1116_9_fu_1082_p1;
wire  signed [5:0] r_V_18_fu_1085_p1;
wire  signed [5:0] mul_ln1192_4_fu_1094_p0;
wire  signed [11:0] mul_ln1192_9_fu_1102_p0;
wire  signed [11:0] mul_ln1192_12_fu_1110_p0;
wire   [37:0] mul_ln1192_12_fu_1110_p2;
wire   [37:0] ret_V_40_fu_1115_p2;
wire  signed [5:0] mul_ln1192_5_fu_1134_p0;
wire   [33:0] mul_ln1192_5_fu_1134_p2;
wire   [33:0] ret_V_30_fu_1139_p2;
wire   [41:0] ret_V_36_fu_1160_p2;
wire   [7:0] grp_fu_1176_p0;
wire   [13:0] grp_fu_1176_p2;
wire  signed [4:0] grp_fu_1185_p0;
wire  signed [9:0] grp_fu_1185_p1;
wire   [13:0] grp_fu_1185_p2;
wire   [6:0] grp_fu_1193_p0;
wire  signed [9:0] grp_fu_1193_p1;
wire   [8:0] grp_fu_1193_p2;
wire   [6:0] grp_fu_1202_p0;
wire   [11:0] grp_fu_1202_p2;
wire   [6:0] grp_fu_1210_p0;
wire  signed [9:0] grp_fu_1210_p1;
wire   [6:0] grp_fu_1210_p2;
wire  signed [11:0] grp_fu_1219_p0;
wire  signed [13:0] sext_ln1118_3_fu_700_p1;
wire  signed [11:0] grp_fu_1219_p1;
wire   [13:0] grp_fu_1219_p2;
wire   [17:0] grp_fu_1228_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 160'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg = 1'b0;
end

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_input_V),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_input_V),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ce),
    .input_V(p_Val2_7_reg_1314),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_input_V),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_input_V),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ce),
    .input_V(p_Val2_3_reg_1305_pp0_iter1_reg),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ce),
    .input_V(trunc_ln708_5_reg_1340),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ce),
    .input_V(trunc_ln708_9_reg_1350),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_return)
);

cos_lut_ap_fixed_10_6_5_3_0_s grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ce),
    .input_V(trunc_ln708_6_reg_1365),
    .ap_return(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ce),
    .input_V(trunc_ln708_8_reg_1325),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ce),
    .input_V(p_Val2_3_reg_1305_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ce),
    .input_V(p_Val2_10_reg_1280_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ce),
    .input_V(trunc_ln708_4_reg_1360),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_return)
);

myproject_mac_muladd_8ns_10s_14ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_8ns_10s_14ns_14_1_1_U17(
    .din0(grp_fu_1176_p0),
    .din1(p_Val2_10_fu_388_p4),
    .din2(grp_fu_1176_p2),
    .dout(grp_fu_1176_p3)
);

myproject_mac_muladd_5s_10s_14ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_5s_10s_14ns_14_1_1_U18(
    .din0(grp_fu_1185_p0),
    .din1(grp_fu_1185_p1),
    .din2(grp_fu_1185_p2),
    .dout(grp_fu_1185_p3)
);

myproject_mac_muladd_7ns_10s_9ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7ns_10s_9ns_14_1_1_U19(
    .din0(grp_fu_1193_p0),
    .din1(grp_fu_1193_p1),
    .din2(grp_fu_1193_p2),
    .dout(grp_fu_1193_p3)
);

myproject_mac_muladd_7ns_10s_12ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_7ns_10s_12ns_16_1_1_U20(
    .din0(grp_fu_1202_p0),
    .din1(p_Val2_10_reg_1280),
    .din2(grp_fu_1202_p2),
    .dout(grp_fu_1202_p3)
);

myproject_mac_muladd_7ns_10s_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7ns_10s_7ns_14_1_1_U21(
    .din0(grp_fu_1210_p0),
    .din1(grp_fu_1210_p1),
    .din2(grp_fu_1210_p2),
    .dout(grp_fu_1210_p3)
);

myproject_mac_mulsub_12s_12s_14ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
myproject_mac_mulsub_12s_12s_14ns_14_1_1_U22(
    .din0(grp_fu_1219_p0),
    .din1(grp_fu_1219_p1),
    .din2(grp_fu_1219_p2),
    .dout(grp_fu_1219_p3)
);

myproject_mac_muladd_10s_16s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_10s_16s_18ns_18_1_1_U23(
    .din0(p_Val2_10_reg_1280_pp0_iter1_reg),
    .din1(ret_V_16_reg_1345),
    .din2(grp_fu_1228_p2),
    .dout(grp_fu_1228_p3)
);

myproject_mac_mul_sub_6s_11s_10s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 16 ))
myproject_mac_mul_sub_6s_11s_10s_16_1_1_U24(
    .din0(p_4_reg_1375),
    .din1(ret_V_fu_760_p2),
    .din2(tmp_4_fu_773_p3),
    .dout(grp_fu_1237_p3)
);

myproject_am_addmul_12s_11s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_am_addmul_12s_11s_16s_32_1_1_U25(
    .din0(r_V_25_fu_907_p2),
    .din1(tmp_fu_917_p3),
    .din2(ret_V_7_reg_1395),
    .dout(grp_fu_1245_p3)
);

myproject_mul_mul_12s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12s_19s_32_1_1_U26(
    .din0(r_V_25_fu_907_p2),
    .din1(add_ln1192_10_reg_1410),
    .dout(mul_ln1192_6_fu_1253_p2)
);

myproject_mul_mul_12s_14s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_12s_14s_26_1_1_U27(
    .din0(r_V_13_fu_951_p2),
    .din1(r_V_12_fu_942_p2),
    .dout(r_V_14_fu_1259_p2)
);

myproject_mac_muladd_6s_11s_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
myproject_mac_muladd_6s_11s_16s_17_1_1_U28(
    .din0(p_1_reg_1435),
    .din1(add_ln1192_reg_1430),
    .din2(lhs_V_fu_971_p3),
    .dout(grp_fu_1265_p3)
);

myproject_mul_mul_12s_26s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 38 ))
myproject_mul_mul_12s_26s_38_1_1_U29(
    .din0(r_V_15_fu_1069_p2),
    .din1(r_V_14_reg_1475),
    .dout(mul_ln1192_11_fu_1274_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 160'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_10_reg_1410[18 : 1] <= add_ln1192_10_fu_854_p2[18 : 1];
        add_ln1192_reg_1430 <= add_ln1192_fu_889_p2;
        mul_ln1192_11_reg_1510 <= mul_ln1192_11_fu_1274_p2;
        mul_ln1192_3_reg_1490 <= mul_ln1192_3_fu_1028_p2;
        mul_ln1192_4_reg_1520 <= mul_ln1192_4_fu_1094_p2;
        mul_ln1192_6_reg_1465 <= mul_ln1192_6_fu_1253_p2;
        mul_ln1192_8_reg_1500 <= mul_ln1192_8_fu_1050_p2;
        mul_ln1192_9_reg_1525 <= mul_ln1192_9_fu_1102_p2;
        p_10_reg_1480 <= grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_return;
        p_11_reg_1425 <= grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_return;
        p_11_reg_1425_pp0_iter5_reg <= p_11_reg_1425;
        p_1_reg_1435 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_return;
        p_2_reg_1440 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_return;
        p_3_reg_1460 <= grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_return;
        p_3_reg_1460_pp0_iter6_reg <= p_3_reg_1460;
        p_3_reg_1460_pp0_iter7_reg <= p_3_reg_1460_pp0_iter6_reg;
        p_4_reg_1375 <= grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_return;
        p_5_reg_1470 <= grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_return;
        p_7_reg_1420 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_return;
        p_8_reg_1450 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_return;
        p_9_reg_1455 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_return;
        p_9_reg_1455_pp0_iter6_reg <= p_9_reg_1455;
        p_Val2_2_reg_1296_pp0_iter2_reg <= p_Val2_2_reg_1296_pp0_iter1_reg;
        p_Val2_2_reg_1296_pp0_iter3_reg <= p_Val2_2_reg_1296_pp0_iter2_reg;
        p_Val2_4_reg_1405 <= grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_return;
        p_Val2_5_reg_1380 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_return;
        p_Val2_6_reg_1400 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_return;
        p_Val2_8_reg_1495 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_return;
        p_Val2_8_reg_1495_pp0_iter7_reg <= p_Val2_8_reg_1495;
        p_Val2_9_reg_1385 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_return;
        p_Val2_s_reg_1370 <= grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_return;
        r_V_11_reg_1505 <= r_V_11_fu_1060_p2;
        r_V_14_reg_1475 <= r_V_14_fu_1259_p2;
        r_V_18_reg_1515 <= r_V_18_fu_1085_p2;
        r_V_26_reg_1335_pp0_iter2_reg[13 : 1] <= r_V_26_reg_1335[13 : 1];
        r_V_26_reg_1335_pp0_iter3_reg[13 : 1] <= r_V_26_reg_1335_pp0_iter2_reg[13 : 1];
        r_V_reg_1390 <= r_V_fu_742_p1;
        ret_V_19_reg_1415 <= ret_V_19_fu_864_p2;
        ret_V_24_reg_1355[11 : 1] <= ret_V_24_fu_634_p2[11 : 1];
        ret_V_24_reg_1355_pp0_iter3_reg[11 : 1] <= ret_V_24_reg_1355[11 : 1];
        ret_V_24_reg_1355_pp0_iter4_reg[11 : 1] <= ret_V_24_reg_1355_pp0_iter3_reg[11 : 1];
        ret_V_24_reg_1355_pp0_iter5_reg[11 : 1] <= ret_V_24_reg_1355_pp0_iter4_reg[11 : 1];
        trunc_ln708_10_reg_1530 <= {{ret_V_40_fu_1115_p2[37:28]}};
        trunc_ln708_1_reg_1485 <= {{ret_V_28_fu_1006_p2[17:8]}};
        trunc_ln708_1_reg_1485_pp0_iter7_reg <= trunc_ln708_1_reg_1485;
        trunc_ln708_4_reg_1360 <= {{grp_fu_1219_p3[13:4]}};
        trunc_ln708_6_reg_1365 <= {{grp_fu_1228_p3[17:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_2_reg_1330 <= grp_fu_1185_p3;
        ret_V_16_reg_1345 <= grp_fu_1202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mul_ln1192_2_reg_1445 <= grp_fu_1245_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_10_reg_1280 <= {{x_V_in_sig[149:140]}};
        p_Val2_10_reg_1280_pp0_iter1_reg <= p_Val2_10_reg_1280;
        p_Val2_1_reg_1290 <= {{x_V_in_sig[49:40]}};
        p_Val2_1_reg_1290_pp0_iter1_reg <= p_Val2_1_reg_1290;
        p_Val2_2_reg_1296 <= {{x_V_in_sig[159:150]}};
        p_Val2_2_reg_1296_pp0_iter1_reg <= p_Val2_2_reg_1296;
        p_Val2_3_reg_1305 <= {{x_V_in_sig[29:20]}};
        p_Val2_3_reg_1305_pp0_iter1_reg <= p_Val2_3_reg_1305;
        p_Val2_7_reg_1314 <= {{x_V_in_sig[39:30]}};
        p_Val2_7_reg_1314_pp0_iter1_reg <= p_Val2_7_reg_1314;
        r_V_26_reg_1335[13 : 1] <= r_V_26_fu_539_p2[13 : 1];
        trunc_ln708_5_reg_1340 <= {{grp_fu_1193_p3[13:4]}};
        trunc_ln708_8_reg_1325 <= {{grp_fu_1176_p3[13:4]}};
        trunc_ln708_9_reg_1350 <= {{grp_fu_1210_p3[13:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ret_V_7_reg_1395 <= grp_fu_1237_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp44) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp100) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp108) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp21) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp23) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_854_p2 = (19'd6656 + ret_V_33_fu_848_p2);

assign add_ln1192_18_fu_589_p2 = (r_V_29_fu_583_p2 + r_V_28_fu_566_p2);

assign add_ln1192_fu_889_p2 = ($signed(11'd1728) + $signed(ret_V_26_fu_883_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp100 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp108 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp17 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp19 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp21 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp23 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp43 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp44 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp54 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp65 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp71 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp73 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp76 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp85 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp88 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call116 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call121 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call144 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call157 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call173 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call182 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call195 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call22 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call28 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call38 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call48 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call58 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call82 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call93 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call97 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_input_V = x_V_in_sig[9:0];

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_input_V = ($signed(p_Val2_10_fu_388_p4) - $signed(p_Val2_1_fu_402_p4));

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg;

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg;

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_input_V = {{ret_V_39_fu_595_p2[13:4]}};

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg;

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_input_V = ($signed(p_Val2_1_reg_1290_pp0_iter1_reg) + $signed(p_Val2_2_reg_1296_pp0_iter1_reg));

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg;

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg;

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg;

assign grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg;

assign grp_fu_1176_p0 = 14'd78;

assign grp_fu_1176_p2 = {{p_Val2_7_fu_451_p4}, {4'd0}};

assign grp_fu_1185_p0 = 14'd16373;

assign grp_fu_1185_p1 = sext_ln1192_fu_482_p1;

assign grp_fu_1185_p2 = ($signed({{1'b0}, {14'd11}}) * $signed(mul_ln1192_1_fu_488_p1));

assign grp_fu_1193_p0 = 14'd37;

assign grp_fu_1193_p1 = sext_ln1118_7_fu_545_p1;

assign grp_fu_1193_p2 = 14'd208;

assign grp_fu_1202_p0 = 16'd37;

assign grp_fu_1202_p2 = 16'd1120;

assign grp_fu_1210_p0 = 14'd45;

assign grp_fu_1210_p1 = sext_ln1118_7_fu_545_p1;

assign grp_fu_1210_p2 = 14'd32;

assign grp_fu_1219_p0 = sext_ln1118_3_fu_700_p1;

assign grp_fu_1219_p1 = sext_ln1118_3_fu_700_p1;

assign grp_fu_1219_p2 = {{p_Val2_3_reg_1305_pp0_iter1_reg}, {4'd0}};

assign grp_fu_1228_p2 = {{p_Val2_7_reg_1314_pp0_iter1_reg}, {8'd0}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_input_V = ($signed(10'd1017) + $signed(p_Val2_3_fu_422_p4));

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_input_V = {{x_V_in_sig[39:30]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_input_V = {{r_V_23_fu_516_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_input_V = {{ret_V_27_fu_645_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_input_V = (10'd4 + sub_ln703_fu_661_p2);

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_input_V = ($signed(10'd1023) + $signed(p_Val2_7_reg_1314_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg;

assign lhs_V_1_fu_678_p1 = $signed(p_Val2_10_reg_1280_pp0_iter1_reg);

assign lhs_V_2_fu_690_p1 = $signed(ret_V_31_fu_684_p2);

assign lhs_V_4_fu_837_p3 = {{r_V_26_reg_1335_pp0_iter3_reg}, {4'd0}};

assign lhs_V_fu_971_p3 = {{ret_V_24_reg_1355_pp0_iter5_reg}, {4'd0}};

assign mul_ln1192_12_fu_1110_p0 = r_V_18_reg_1515;

assign mul_ln1192_12_fu_1110_p2 = ($signed(mul_ln1192_12_fu_1110_p0) * $signed(mul_ln1192_11_reg_1510));

assign mul_ln1192_1_fu_488_p1 = p_Val2_3_reg_1305;

assign mul_ln1192_3_fu_1028_p0 = p_8_reg_1450;

assign mul_ln1192_3_fu_1028_p1 = mul_ln1192_2_reg_1445;

assign mul_ln1192_3_fu_1028_p2 = ($signed(mul_ln1192_3_fu_1028_p0) * $signed(mul_ln1192_3_fu_1028_p1));

assign mul_ln1192_4_fu_1094_p0 = p_9_reg_1455_pp0_iter6_reg;

assign mul_ln1192_4_fu_1094_p2 = ($signed(mul_ln1192_4_fu_1094_p0) * $signed(mul_ln1192_3_reg_1490));

assign mul_ln1192_5_fu_1134_p0 = p_3_reg_1460_pp0_iter7_reg;

assign mul_ln1192_5_fu_1134_p2 = ($signed(mul_ln1192_5_fu_1134_p0) * $signed(mul_ln1192_4_reg_1520));

assign mul_ln1192_8_fu_1050_p0 = r_V_10_fu_1040_p2;

assign mul_ln1192_8_fu_1050_p1 = mul_ln1192_6_reg_1465;

assign mul_ln1192_8_fu_1050_p2 = ($signed(mul_ln1192_8_fu_1050_p0) * $signed(mul_ln1192_8_fu_1050_p1));

assign mul_ln1192_9_fu_1102_p0 = r_V_11_reg_1505;

assign mul_ln1192_9_fu_1102_p2 = ($signed(mul_ln1192_9_fu_1102_p0) * $signed(mul_ln1192_8_reg_1500));

assign p_Val2_10_fu_388_p4 = {{x_V_in_sig[149:140]}};

assign p_Val2_1_fu_402_p4 = {{x_V_in_sig[49:40]}};

assign p_Val2_3_fu_422_p4 = {{x_V_in_sig[29:20]}};

assign p_Val2_7_fu_451_p4 = {{x_V_in_sig[39:30]}};

assign r_V_10_fu_1040_p0 = sext_ln1116_3_fu_1037_p1;

assign r_V_10_fu_1040_p1 = sext_ln1116_3_fu_1037_p1;

assign r_V_10_fu_1040_p2 = ($signed(r_V_10_fu_1040_p0) * $signed(r_V_10_fu_1040_p1));

assign r_V_11_fu_1060_p0 = sext_ln1116_4_fu_1056_p1;

assign r_V_11_fu_1060_p1 = sext_ln1116_4_fu_1056_p1;

assign r_V_11_fu_1060_p2 = ($signed(r_V_11_fu_1060_p0) * $signed(r_V_11_fu_1060_p1));

assign r_V_12_fu_942_p0 = sext_ln1116_5_fu_939_p1;

assign r_V_12_fu_942_p1 = sext_ln1116_5_fu_939_p1;

assign r_V_12_fu_942_p2 = ($signed(r_V_12_fu_942_p0) * $signed(r_V_12_fu_942_p1));

assign r_V_13_fu_951_p0 = sext_ln1116_6_fu_948_p1;

assign r_V_13_fu_951_p1 = sext_ln1116_6_fu_948_p1;

assign r_V_13_fu_951_p2 = ($signed(r_V_13_fu_951_p0) * $signed(r_V_13_fu_951_p1));

assign r_V_15_fu_1069_p0 = sext_ln1116_8_fu_1066_p1;

assign r_V_15_fu_1069_p1 = sext_ln1116_8_fu_1066_p1;

assign r_V_15_fu_1069_p2 = ($signed(r_V_15_fu_1069_p0) * $signed(r_V_15_fu_1069_p1));

assign r_V_18_fu_1085_p0 = sext_ln1116_9_fu_1082_p1;

assign r_V_18_fu_1085_p1 = sext_ln1116_9_fu_1082_p1;

assign r_V_18_fu_1085_p2 = ($signed(r_V_18_fu_1085_p0) * $signed(r_V_18_fu_1085_p1));

assign r_V_19_fu_612_p3 = {{p_Val2_10_reg_1280_pp0_iter1_reg}, {1'd0}};

assign r_V_20_fu_619_p3 = {{p_Val2_1_reg_1290_pp0_iter1_reg}, {1'd0}};

assign r_V_21_fu_988_p0 = sext_ln1116_fu_985_p1;

assign r_V_21_fu_988_p1 = sext_ln1116_fu_985_p1;

assign r_V_21_fu_988_p2 = ($signed(r_V_21_fu_988_p0) * $signed(r_V_21_fu_988_p1));

assign r_V_22_fu_745_p2 = ($signed(11'd0) - $signed(r_V_fu_742_p1));

assign r_V_23_fu_516_p2 = ($signed(sext_ln1118_fu_501_p1) - $signed(sext_ln1118_1_fu_512_p1));

assign r_V_24_fu_898_p2 = ($signed(7'd0) - $signed(sext_ln1253_fu_895_p1));

assign r_V_25_fu_907_p0 = sext_ln1116_1_fu_904_p1;

assign r_V_25_fu_907_p1 = sext_ln1116_1_fu_904_p1;

assign r_V_25_fu_907_p2 = ($signed(r_V_25_fu_907_p0) * $signed(r_V_25_fu_907_p1));

assign r_V_26_fu_539_p2 = ($signed(sub_ln1118_fu_533_p2) - $signed(sext_ln1118_1_fu_512_p1));

assign r_V_27_fu_827_p2 = ($signed(sext_ln1118_5_fu_823_p1) + $signed(sext_ln1118_4_fu_811_p1));

assign r_V_28_fu_566_p2 = ($signed(sext_ln1118_fu_501_p1) - $signed(sext_ln1192_fu_482_p1));

assign r_V_29_fu_583_p2 = ($signed(sext_ln1118_9_fu_579_p1) - $signed(sext_ln1118_7_fu_545_p1));

assign r_V_8_fu_797_p0 = sext_ln1116_2_fu_793_p1;

assign r_V_8_fu_797_p1 = sext_ln1116_2_fu_793_p1;

assign r_V_8_fu_797_p2 = ($signed(r_V_8_fu_797_p0) * $signed(r_V_8_fu_797_p1));

assign r_V_fu_742_p1 = p_Val2_2_reg_1296_pp0_iter3_reg;

assign ret_V_11_fu_694_p2 = ($signed(12'd11) + $signed(lhs_V_2_fu_690_p1));

assign ret_V_13_fu_787_p2 = ($signed(7'd6) + $signed(sext_ln703_9_fu_784_p1));

assign ret_V_19_fu_864_p2 = ($signed(7'd7) + $signed(sext_ln703_10_fu_860_p1));

assign ret_V_24_fu_634_p2 = ($signed(sext_ln703_1_fu_626_p1) - $signed(sext_ln703_2_fu_630_p1));

assign ret_V_25_fu_874_p2 = ($signed(sext_ln703_4_fu_870_p1) + $signed(r_V_reg_1390));

assign ret_V_26_fu_883_p2 = ($signed(ret_V_25_fu_874_p2) - $signed(sext_ln1193_fu_879_p1));

assign ret_V_27_fu_645_p2 = ($signed(14'd192) + $signed(add_ln1192_2_reg_1330));

assign ret_V_28_fu_1006_p2 = ($signed(sext_ln700_3_fu_982_p1) + $signed(rhs_V_fu_1002_p1));

assign ret_V_29_fu_754_p2 = ($signed(r_V_22_fu_745_p2) - $signed(sext_ln703_5_fu_751_p1));

assign ret_V_30_fu_1139_p2 = ($signed(34'd16944988160) + $signed(mul_ln1192_5_fu_1134_p2));

assign ret_V_31_fu_684_p2 = ($signed(lhs_V_1_fu_678_p1) - $signed(rhs_V_1_fu_681_p1));

assign ret_V_33_fu_848_p2 = ($signed(sext_ln728_4_fu_844_p1) - $signed(sext_ln1118_6_fu_833_p1));

assign ret_V_36_fu_1160_p2 = ($signed(42'd4329327034368) + $signed(mul_ln1192_9_reg_1525));

assign ret_V_39_fu_595_p2 = (14'd96 + add_ln1192_18_fu_589_p2);

assign ret_V_40_fu_1115_p2 = ($signed(38'd270582939648) + $signed(mul_ln1192_12_fu_1110_p2));

assign ret_V_fu_760_p2 = (11'd51 + ret_V_29_fu_754_p2);

assign rhs_V_1_fu_681_p1 = p_Val2_7_reg_1314_pp0_iter1_reg;

assign rhs_V_fu_1002_p1 = $signed(tmp_3_fu_994_p3);

assign sext_ln1116_1_fu_904_p1 = p_Val2_4_reg_1405;

assign sext_ln1116_2_fu_793_p1 = $signed(ret_V_13_fu_787_p2);

assign sext_ln1116_3_fu_1037_p1 = $signed(p_5_reg_1470);

assign sext_ln1116_4_fu_1056_p1 = $signed(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_return);

assign sext_ln1116_5_fu_939_p1 = $signed(ret_V_19_reg_1415);

assign sext_ln1116_6_fu_948_p1 = $signed(p_7_reg_1420);

assign sext_ln1116_8_fu_1066_p1 = $signed(p_10_reg_1480);

assign sext_ln1116_9_fu_1082_p1 = $signed(p_11_reg_1425_pp0_iter5_reg);

assign sext_ln1116_fu_985_p1 = $signed(p_2_reg_1440);

assign sext_ln1118_1_fu_512_p1 = $signed(shl_ln1118_1_fu_505_p3);

assign sext_ln1118_3_fu_700_p1 = $signed(ret_V_11_fu_694_p2);

assign sext_ln1118_4_fu_811_p1 = $signed(tmp_s_fu_803_p3);

assign sext_ln1118_5_fu_823_p1 = $signed(tmp_1_fu_815_p3);

assign sext_ln1118_6_fu_833_p1 = $signed(r_V_27_fu_827_p2);

assign sext_ln1118_7_fu_545_p1 = $signed(p_Val2_7_reg_1314);

assign sext_ln1118_9_fu_579_p1 = $signed(shl_ln1118_6_fu_572_p3);

assign sext_ln1118_fu_501_p1 = $signed(shl_ln_fu_494_p3);

assign sext_ln1192_fu_482_p1 = p_Val2_2_reg_1296;

assign sext_ln1193_fu_879_p1 = $signed(grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_return);

assign sext_ln1253_fu_895_p1 = $signed(p_Val2_6_reg_1400);

assign sext_ln700_3_fu_982_p1 = grp_fu_1265_p3;

assign sext_ln703_10_fu_860_p0 = grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_return;

assign sext_ln703_10_fu_860_p1 = sext_ln703_10_fu_860_p0;

assign sext_ln703_1_fu_626_p1 = $signed(r_V_19_fu_612_p3);

assign sext_ln703_2_fu_630_p1 = $signed(r_V_20_fu_619_p3);

assign sext_ln703_4_fu_870_p1 = $signed(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_return);

assign sext_ln703_5_fu_751_p1 = $signed(p_Val2_s_reg_1370);

assign sext_ln703_9_fu_784_p1 = $signed(p_Val2_9_reg_1385);

assign sext_ln728_4_fu_844_p1 = $signed(lhs_V_4_fu_837_p3);

assign shl_ln1118_1_fu_505_p3 = {{p_Val2_2_reg_1296}, {1'd0}};

assign shl_ln1118_6_fu_572_p3 = {{p_Val2_7_reg_1314}, {3'd0}};

assign shl_ln_fu_494_p3 = {{p_Val2_2_reg_1296}, {3'd0}};

assign sub_ln1118_fu_533_p2 = ($signed(14'd0) - $signed(sext_ln1118_fu_501_p1));

assign sub_ln703_fu_661_p2 = (p_Val2_10_reg_1280_pp0_iter1_reg - p_Val2_3_reg_1305_pp0_iter1_reg);

assign tmp_1_fu_815_p3 = {{r_V_8_fu_797_p2}, {1'd0}};

assign tmp_3_fu_994_p3 = {{r_V_21_fu_988_p2}, {4'd0}};

assign tmp_4_fu_773_p3 = {{p_Val2_5_reg_1380}, {4'd0}};

assign tmp_fu_917_p3 = {{r_V_24_fu_898_p2}, {4'd0}};

assign tmp_s_fu_803_p3 = {{r_V_8_fu_797_p2}, {3'd0}};

assign y_0_V = trunc_ln708_1_reg_1485_pp0_iter7_reg;

assign y_1_V = {{ret_V_30_fu_1139_p2[33:24]}};

assign y_2_V = $signed(p_Val2_8_reg_1495_pp0_iter7_reg);

assign y_3_V = {{ret_V_36_fu_1160_p2[41:32]}};

assign y_4_V = trunc_ln708_10_reg_1530;

always @ (posedge ap_clk) begin
    r_V_26_reg_1335[0] <= 1'b0;
    r_V_26_reg_1335_pp0_iter2_reg[0] <= 1'b0;
    r_V_26_reg_1335_pp0_iter3_reg[0] <= 1'b0;
    ret_V_24_reg_1355[0] <= 1'b0;
    ret_V_24_reg_1355_pp0_iter3_reg[0] <= 1'b0;
    ret_V_24_reg_1355_pp0_iter4_reg[0] <= 1'b0;
    ret_V_24_reg_1355_pp0_iter5_reg[0] <= 1'b0;
    add_ln1192_10_reg_1410[0] <= 1'b0;
end

endmodule //myproject
