\doxysubsubsection{SMBUS Exported Types }
\hypertarget{group___s_m_b_u_s___exported___types}{}\label{group___s_m_b_u_s___exported___types}\index{SMBUS Exported Types@{SMBUS Exported Types}}
Collaboration diagram for SMBUS Exported Types\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=291pt]{group___s_m_b_u_s___exported___types}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def}{SMBUS\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SMBUS Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def}{\+\_\+\+\_\+\+SMBUS\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SMBUS handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def}{\+\_\+\+\_\+\+SMBUS\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ga297c39b0e8c36a57fe7d9ec98da79123}{SMBUS\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SMBUS handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ga566b6739a68408dafa25ad013868e7b1}{HAL\+\_\+\+SMBUS\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a5304ea53d67f09fd73371f42f2d510fb}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1ab8d285d80ead80f6511d2b5661294020}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+READY}} = 0x20U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a7d688e385ed51d3cc933b531e2481dce}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY}} = 0x24U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1af272c00743045eb8f94b2122caa7661d}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x21U
, \newline
\mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a322c3481fc9e20f4229868909d19d8c2}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x22U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a42b4013979319322978d2005e11f4f12}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+LISTEN}} = 0x28U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1aca8b74f80bce09d25bc4f1c580982869}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+LISTEN}} = 0x29U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1aa450344d78c2844d15e8e5250df04e98}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX\+\_\+\+LISTEN}} = 0x2\+AU
, \newline
\mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a5a32475d7caa3f541b24861730c34b96}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+ABORT}} = 0x60U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a0735ed6025e10dff220008904a5d2015}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x\+A0U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1abda12af31f2e2fb30d724c29b713e339}{HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+ERROR}} = 0x\+E0U
 \}
\begin{DoxyCompactList}\small\item\em HAL State structure definition. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gaf3eb99bb66f3e388777f3d123a242f13}{HAL\+\_\+\+SMBUS\+\_\+\+Mode\+Type\+Def}} \{ \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13ad562e6e5129b86642e371116981bdfc5}{HAL\+\_\+\+SMBUS\+\_\+\+MODE\+\_\+\+NONE}} = 0x00U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13a228afe793c65842ae87e3bdfed9d0271}{HAL\+\_\+\+SMBUS\+\_\+\+MODE\+\_\+\+MASTER}} = 0x10U
, \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13affb3fb914f2c8cf1adb72b9ffd5c0915}{HAL\+\_\+\+SMBUS\+\_\+\+MODE\+\_\+\+SLAVE}} = 0x20U
 \}
\begin{DoxyCompactList}\small\item\em HAL Mode structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\label{doc-typedef-members}
\Hypertarget{group___s_m_b_u_s___exported___types_doc-typedef-members}
\doxysubsubsubsection{Typedef Documentation}
\Hypertarget{group___s_m_b_u_s___exported___types_ga297c39b0e8c36a57fe7d9ec98da79123}\index{SMBUS Exported Types@{SMBUS Exported Types}!SMBUS\_HandleTypeDef@{SMBUS\_HandleTypeDef}}
\index{SMBUS\_HandleTypeDef@{SMBUS\_HandleTypeDef}!SMBUS Exported Types@{SMBUS Exported Types}}
\doxysubsubsubsubsection{\texorpdfstring{SMBUS\_HandleTypeDef}{SMBUS\_HandleTypeDef}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s___exported___types_ga297c39b0e8c36a57fe7d9ec98da79123} 
typedef struct \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def}{\+\_\+\+\_\+\+SMBUS\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ga297c39b0e8c36a57fe7d9ec98da79123}{SMBUS\+\_\+\+Handle\+Type\+Def}}}



SMBUS handle Structure definition. 



\label{doc-enum-members}
\Hypertarget{group___s_m_b_u_s___exported___types_doc-enum-members}
\doxysubsubsubsection{Enumeration Type Documentation}
\Hypertarget{group___s_m_b_u_s___exported___types_gaf3eb99bb66f3e388777f3d123a242f13}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_ModeTypeDef@{HAL\_SMBUS\_ModeTypeDef}}
\index{HAL\_SMBUS\_ModeTypeDef@{HAL\_SMBUS\_ModeTypeDef}!SMBUS Exported Types@{SMBUS Exported Types}}
\doxysubsubsubsubsection{\texorpdfstring{HAL\_SMBUS\_ModeTypeDef}{HAL\_SMBUS\_ModeTypeDef}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s___exported___types_gaf3eb99bb66f3e388777f3d123a242f13} 
enum \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gaf3eb99bb66f3e388777f3d123a242f13}{HAL\+\_\+\+SMBUS\+\_\+\+Mode\+Type\+Def}}}



HAL Mode structure definition. 

\begin{DoxyNote}{Note}
HAL SMBUS Mode value coding follow below described bitmap \+: b7 (not used) x \+: Should be set to 0 b6 (not used) x \+: Should be set to 0 b5 0 \+: None 1 \+: Slave (HAL SMBUS communication is in Slave/\+Device Mode) b4 0 \+: None 1 \+: Master (HAL SMBUS communication is in Master/\+Host Mode) b3-\/b2-\/b1-\/b0 (not used) xxxx \+: Should be set to 0000 
\end{DoxyNote}
\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_MODE\_NONE@{HAL\_SMBUS\_MODE\_NONE}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_MODE\_NONE@{HAL\_SMBUS\_MODE\_NONE}}}\Hypertarget{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13ad562e6e5129b86642e371116981bdfc5}\label{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13ad562e6e5129b86642e371116981bdfc5} 
HAL\+\_\+\+SMBUS\+\_\+\+MODE\+\_\+\+NONE&No SMBUS communication on going \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_MODE\_MASTER@{HAL\_SMBUS\_MODE\_MASTER}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_MODE\_MASTER@{HAL\_SMBUS\_MODE\_MASTER}}}\Hypertarget{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13a228afe793c65842ae87e3bdfed9d0271}\label{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13a228afe793c65842ae87e3bdfed9d0271} 
HAL\+\_\+\+SMBUS\+\_\+\+MODE\+\_\+\+MASTER&SMBUS communication is in Master Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_MODE\_SLAVE@{HAL\_SMBUS\_MODE\_SLAVE}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_MODE\_SLAVE@{HAL\_SMBUS\_MODE\_SLAVE}}}\Hypertarget{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13affb3fb914f2c8cf1adb72b9ffd5c0915}\label{group___s_m_b_u_s___exported___types_ggaf3eb99bb66f3e388777f3d123a242f13affb3fb914f2c8cf1adb72b9ffd5c0915} 
HAL\+\_\+\+SMBUS\+\_\+\+MODE\+\_\+\+SLAVE&SMBUS communication is in Slave Mode \\
\hline

\end{DoxyEnumFields}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00140}{140}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{group___s_m_b_u_s___exported___types_ga566b6739a68408dafa25ad013868e7b1}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_StateTypeDef@{HAL\_SMBUS\_StateTypeDef}}
\index{HAL\_SMBUS\_StateTypeDef@{HAL\_SMBUS\_StateTypeDef}!SMBUS Exported Types@{SMBUS Exported Types}}
\doxysubsubsubsubsection{\texorpdfstring{HAL\_SMBUS\_StateTypeDef}{HAL\_SMBUS\_StateTypeDef}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s___exported___types_ga566b6739a68408dafa25ad013868e7b1} 
enum \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ga566b6739a68408dafa25ad013868e7b1}{HAL\+\_\+\+SMBUS\+\_\+\+State\+Type\+Def}}}



HAL State structure definition. 

\begin{DoxyNote}{Note}
HAL SMBUS State value coding follow below described bitmap \+: b7-\/b6 Error information 00 \+: No Error 01 \+: Abort (Abort user request on going) 10 \+: Timeout 11 \+: Error b5 IP initialisation status 0 \+: Reset (IP not initialized) 1 \+: Init done (IP initialized and ready to use. HAL SMBUS Init function called) b4 (not used) x \+: Should be set to 0 b3 0 \+: Ready or Busy (No Listen mode ongoing) 1 \+: Listen (IP in Address Listen Mode) b2 Intrinsic process state 0 \+: Ready 1 \+: Busy (IP busy with some configuration or internal operations) b1 Rx state 0 \+: Ready (no Rx operation ongoing) 1 \+: Busy (Rx operation ongoing) b0 Tx state 0 \+: Ready (no Tx operation ongoing) 1 \+: Busy (Tx operation ongoing) 
\end{DoxyNote}
\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_RESET@{HAL\_SMBUS\_STATE\_RESET}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_RESET@{HAL\_SMBUS\_STATE\_RESET}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a5304ea53d67f09fd73371f42f2d510fb}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a5304ea53d67f09fd73371f42f2d510fb} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+RESET&Peripheral is not yet Initialized \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_READY@{HAL\_SMBUS\_STATE\_READY}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_READY@{HAL\_SMBUS\_STATE\_READY}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1ab8d285d80ead80f6511d2b5661294020}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1ab8d285d80ead80f6511d2b5661294020} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+READY&Peripheral Initialized and ready for use \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_BUSY@{HAL\_SMBUS\_STATE\_BUSY}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_BUSY@{HAL\_SMBUS\_STATE\_BUSY}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a7d688e385ed51d3cc933b531e2481dce}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a7d688e385ed51d3cc933b531e2481dce} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY&An internal process is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_BUSY\_TX@{HAL\_SMBUS\_STATE\_BUSY\_TX}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_BUSY\_TX@{HAL\_SMBUS\_STATE\_BUSY\_TX}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1af272c00743045eb8f94b2122caa7661d}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1af272c00743045eb8f94b2122caa7661d} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX&Data Transmission process is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_BUSY\_RX@{HAL\_SMBUS\_STATE\_BUSY\_RX}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_BUSY\_RX@{HAL\_SMBUS\_STATE\_BUSY\_RX}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a322c3481fc9e20f4229868909d19d8c2}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a322c3481fc9e20f4229868909d19d8c2} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX&Data Reception process is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_LISTEN@{HAL\_SMBUS\_STATE\_LISTEN}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_LISTEN@{HAL\_SMBUS\_STATE\_LISTEN}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a42b4013979319322978d2005e11f4f12}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a42b4013979319322978d2005e11f4f12} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+LISTEN&Address Listen Mode is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_BUSY\_TX\_LISTEN@{HAL\_SMBUS\_STATE\_BUSY\_TX\_LISTEN}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_BUSY\_TX\_LISTEN@{HAL\_SMBUS\_STATE\_BUSY\_TX\_LISTEN}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1aca8b74f80bce09d25bc4f1c580982869}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1aca8b74f80bce09d25bc4f1c580982869} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+LISTEN&Address Listen Mode and Data Transmission process is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_BUSY\_RX\_LISTEN@{HAL\_SMBUS\_STATE\_BUSY\_RX\_LISTEN}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_BUSY\_RX\_LISTEN@{HAL\_SMBUS\_STATE\_BUSY\_RX\_LISTEN}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1aa450344d78c2844d15e8e5250df04e98}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1aa450344d78c2844d15e8e5250df04e98} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX\+\_\+\+LISTEN&Address Listen Mode and Data Reception process is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_ABORT@{HAL\_SMBUS\_STATE\_ABORT}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_ABORT@{HAL\_SMBUS\_STATE\_ABORT}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a5a32475d7caa3f541b24861730c34b96}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a5a32475d7caa3f541b24861730c34b96} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+ABORT&Abort user request ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_TIMEOUT@{HAL\_SMBUS\_STATE\_TIMEOUT}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_TIMEOUT@{HAL\_SMBUS\_STATE\_TIMEOUT}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a0735ed6025e10dff220008904a5d2015}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1a0735ed6025e10dff220008904a5d2015} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+TIMEOUT&Timeout state \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_SMBUS\_STATE\_ERROR@{HAL\_SMBUS\_STATE\_ERROR}!SMBUS Exported Types@{SMBUS Exported Types}}\index{SMBUS Exported Types@{SMBUS Exported Types}!HAL\_SMBUS\_STATE\_ERROR@{HAL\_SMBUS\_STATE\_ERROR}}}\Hypertarget{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1abda12af31f2e2fb30d724c29b713e339}\label{group___s_m_b_u_s___exported___types_gga566b6739a68408dafa25ad013868e7b1abda12af31f2e2fb30d724c29b713e339} 
HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+ERROR&Error \\
\hline

\end{DoxyEnumFields}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00106}{106}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

