// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FaultDetector_insert_point_Pipeline_VITIS_LOOP_76_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_center_0_0_0,
        regions_center_1_0_0,
        regions_center_2_0_0,
        regions_center_3_0_0,
        regions_center_4_0_0,
        regions_center_5_0_0,
        regions_center_6_0_0,
        regions_center_7_0_0,
        regions_max_0_0_0,
        regions_max_1_0_0,
        regions_max_2_0_0,
        regions_max_3_0_0,
        regions_max_4_0_0,
        regions_max_5_0_0,
        regions_max_6_0_0,
        regions_max_7_0_0,
        regions_min_0_0_0,
        regions_min_1_0_0,
        regions_min_2_0_0,
        regions_min_3_0_0,
        regions_min_4_0_0,
        regions_min_5_0_0,
        regions_min_6_0_0,
        regions_min_7_0_0,
        regions_center_0_1_0,
        regions_center_1_1_0,
        regions_center_2_1_0,
        regions_center_3_1_0,
        regions_center_4_1_0,
        regions_center_5_1_0,
        regions_center_6_1_0,
        regions_center_7_1_0,
        regions_max_0_1_0,
        regions_max_1_1_0,
        regions_max_2_1_0,
        regions_max_3_1_0,
        regions_max_4_1_0,
        regions_max_5_1_0,
        regions_max_6_1_0,
        regions_max_7_1_0,
        regions_min_0_1_0,
        regions_min_1_1_0,
        regions_min_2_1_0,
        regions_min_3_1_0,
        regions_min_4_1_0,
        regions_min_5_1_0,
        regions_min_6_1_0,
        regions_min_7_1_0,
        regions_center_0_2_0,
        regions_center_1_2_0,
        regions_center_2_2_0,
        regions_center_3_2_0,
        regions_center_4_2_0,
        regions_center_5_2_0,
        regions_center_6_2_0,
        regions_center_7_2_0,
        regions_max_0_2_0,
        regions_max_1_2_0,
        regions_max_2_2_0,
        regions_max_3_2_0,
        regions_max_4_2_0,
        regions_max_5_2_0,
        regions_max_6_2_0,
        regions_max_7_2_0,
        regions_min_0_2_0,
        regions_min_1_2_0,
        regions_min_2_2_0,
        regions_min_3_2_0,
        regions_min_4_2_0,
        regions_min_5_2_0,
        regions_min_6_2_0,
        regions_min_7_2_0,
        regions_center_0_3_0,
        regions_center_1_3_0,
        regions_center_2_3_0,
        regions_center_3_3_0,
        regions_center_4_3_0,
        regions_center_5_3_0,
        regions_center_6_3_0,
        regions_center_7_3_0,
        regions_max_0_3_0,
        regions_max_1_3_0,
        regions_max_2_3_0,
        regions_max_3_3_0,
        regions_max_4_3_0,
        regions_max_5_3_0,
        regions_max_6_3_0,
        regions_max_7_3_0,
        regions_min_0_3_0,
        regions_min_1_3_0,
        regions_min_2_3_0,
        regions_min_3_3_0,
        regions_min_4_3_0,
        regions_min_5_3_0,
        regions_min_6_3_0,
        regions_min_7_3_0,
        regions_center_0_4_0,
        regions_center_1_4_0,
        regions_center_2_4_0,
        regions_center_3_4_0,
        regions_center_4_4_0,
        regions_center_5_4_0,
        regions_center_6_4_0,
        regions_center_7_4_0,
        regions_max_0_4_0,
        regions_max_1_4_0,
        regions_max_2_4_0,
        regions_max_3_4_0,
        regions_max_4_4_0,
        regions_max_5_4_0,
        regions_max_6_4_0,
        regions_max_7_4_0,
        regions_min_0_4_0,
        regions_min_1_4_0,
        regions_min_2_4_0,
        regions_min_3_4_0,
        regions_min_4_4_0,
        regions_min_5_4_0,
        regions_min_6_4_0,
        regions_min_7_4_0,
        regions_center_0_5_0,
        regions_center_1_5_0,
        regions_center_2_5_0,
        regions_center_3_5_0,
        regions_center_4_5_0,
        regions_center_5_5_0,
        regions_center_6_5_0,
        regions_center_7_5_0,
        regions_max_0_5_0,
        regions_max_1_5_0,
        regions_max_2_5_0,
        regions_max_3_5_0,
        regions_max_4_5_0,
        regions_max_5_5_0,
        regions_max_6_5_0,
        regions_max_7_5_0,
        regions_min_0_5_0,
        regions_min_1_5_0,
        regions_min_2_5_0,
        regions_min_3_5_0,
        regions_min_4_5_0,
        regions_min_5_5_0,
        regions_min_6_5_0,
        regions_min_7_5_0,
        regions_center_0_6_0,
        regions_center_1_6_0,
        regions_center_2_6_0,
        regions_center_3_6_0,
        regions_center_4_6_0,
        regions_center_5_6_0,
        regions_center_6_6_0,
        regions_center_7_6_0,
        regions_max_0_6_0,
        regions_max_1_6_0,
        regions_max_2_6_0,
        regions_max_3_6_0,
        regions_max_4_6_0,
        regions_max_5_6_0,
        regions_max_6_6_0,
        regions_max_7_6_0,
        regions_min_0_6_0,
        regions_min_1_6_0,
        regions_min_2_6_0,
        regions_min_3_6_0,
        regions_min_4_6_0,
        regions_min_5_6_0,
        regions_min_6_6_0,
        regions_min_7_6_0,
        regions_center_0_7_0,
        regions_center_1_7_0,
        regions_center_2_7_0,
        regions_center_3_7_0,
        regions_center_4_7_0,
        regions_center_5_7_0,
        regions_center_6_7_0,
        regions_center_7_7_0,
        regions_max_0_7_0,
        regions_max_1_7_0,
        regions_max_2_7_0,
        regions_max_3_7_0,
        regions_max_4_7_0,
        regions_max_5_7_0,
        regions_max_6_7_0,
        regions_max_7_7_0,
        regions_min_0_7_0,
        regions_min_1_7_0,
        regions_min_2_7_0,
        regions_min_3_7_0,
        regions_min_4_7_0,
        regions_min_5_7_0,
        regions_min_6_7_0,
        regions_min_7_7_0,
        merge_2_out,
        merge_2_out_ap_vld,
        merge_1_out,
        merge_1_out_ap_vld,
        grp_fu_9084_p_din0,
        grp_fu_9084_p_din1,
        grp_fu_9084_p_opcode,
        grp_fu_9084_p_dout0,
        grp_fu_9084_p_ce,
        grp_fu_9090_p_din0,
        grp_fu_9090_p_din1,
        grp_fu_9090_p_dout0,
        grp_fu_9090_p_ce,
        grp_fu_9095_p_din0,
        grp_fu_9095_p_din1,
        grp_fu_9095_p_opcode,
        grp_fu_9095_p_dout0,
        grp_fu_9095_p_ce,
        grp_fu_9100_p_din0,
        grp_fu_9100_p_din1,
        grp_fu_9100_p_opcode,
        grp_fu_9100_p_dout0,
        grp_fu_9100_p_ce,
        grp_fu_9105_p_din0,
        grp_fu_9105_p_din1,
        grp_fu_9105_p_opcode,
        grp_fu_9105_p_dout0,
        grp_fu_9105_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] regions_center_0_0_0;
input  [31:0] regions_center_1_0_0;
input  [31:0] regions_center_2_0_0;
input  [31:0] regions_center_3_0_0;
input  [31:0] regions_center_4_0_0;
input  [31:0] regions_center_5_0_0;
input  [31:0] regions_center_6_0_0;
input  [31:0] regions_center_7_0_0;
input  [31:0] regions_max_0_0_0;
input  [31:0] regions_max_1_0_0;
input  [31:0] regions_max_2_0_0;
input  [31:0] regions_max_3_0_0;
input  [31:0] regions_max_4_0_0;
input  [31:0] regions_max_5_0_0;
input  [31:0] regions_max_6_0_0;
input  [31:0] regions_max_7_0_0;
input  [31:0] regions_min_0_0_0;
input  [31:0] regions_min_1_0_0;
input  [31:0] regions_min_2_0_0;
input  [31:0] regions_min_3_0_0;
input  [31:0] regions_min_4_0_0;
input  [31:0] regions_min_5_0_0;
input  [31:0] regions_min_6_0_0;
input  [31:0] regions_min_7_0_0;
input  [31:0] regions_center_0_1_0;
input  [31:0] regions_center_1_1_0;
input  [31:0] regions_center_2_1_0;
input  [31:0] regions_center_3_1_0;
input  [31:0] regions_center_4_1_0;
input  [31:0] regions_center_5_1_0;
input  [31:0] regions_center_6_1_0;
input  [31:0] regions_center_7_1_0;
input  [31:0] regions_max_0_1_0;
input  [31:0] regions_max_1_1_0;
input  [31:0] regions_max_2_1_0;
input  [31:0] regions_max_3_1_0;
input  [31:0] regions_max_4_1_0;
input  [31:0] regions_max_5_1_0;
input  [31:0] regions_max_6_1_0;
input  [31:0] regions_max_7_1_0;
input  [31:0] regions_min_0_1_0;
input  [31:0] regions_min_1_1_0;
input  [31:0] regions_min_2_1_0;
input  [31:0] regions_min_3_1_0;
input  [31:0] regions_min_4_1_0;
input  [31:0] regions_min_5_1_0;
input  [31:0] regions_min_6_1_0;
input  [31:0] regions_min_7_1_0;
input  [31:0] regions_center_0_2_0;
input  [31:0] regions_center_1_2_0;
input  [31:0] regions_center_2_2_0;
input  [31:0] regions_center_3_2_0;
input  [31:0] regions_center_4_2_0;
input  [31:0] regions_center_5_2_0;
input  [31:0] regions_center_6_2_0;
input  [31:0] regions_center_7_2_0;
input  [31:0] regions_max_0_2_0;
input  [31:0] regions_max_1_2_0;
input  [31:0] regions_max_2_2_0;
input  [31:0] regions_max_3_2_0;
input  [31:0] regions_max_4_2_0;
input  [31:0] regions_max_5_2_0;
input  [31:0] regions_max_6_2_0;
input  [31:0] regions_max_7_2_0;
input  [31:0] regions_min_0_2_0;
input  [31:0] regions_min_1_2_0;
input  [31:0] regions_min_2_2_0;
input  [31:0] regions_min_3_2_0;
input  [31:0] regions_min_4_2_0;
input  [31:0] regions_min_5_2_0;
input  [31:0] regions_min_6_2_0;
input  [31:0] regions_min_7_2_0;
input  [31:0] regions_center_0_3_0;
input  [31:0] regions_center_1_3_0;
input  [31:0] regions_center_2_3_0;
input  [31:0] regions_center_3_3_0;
input  [31:0] regions_center_4_3_0;
input  [31:0] regions_center_5_3_0;
input  [31:0] regions_center_6_3_0;
input  [31:0] regions_center_7_3_0;
input  [31:0] regions_max_0_3_0;
input  [31:0] regions_max_1_3_0;
input  [31:0] regions_max_2_3_0;
input  [31:0] regions_max_3_3_0;
input  [31:0] regions_max_4_3_0;
input  [31:0] regions_max_5_3_0;
input  [31:0] regions_max_6_3_0;
input  [31:0] regions_max_7_3_0;
input  [31:0] regions_min_0_3_0;
input  [31:0] regions_min_1_3_0;
input  [31:0] regions_min_2_3_0;
input  [31:0] regions_min_3_3_0;
input  [31:0] regions_min_4_3_0;
input  [31:0] regions_min_5_3_0;
input  [31:0] regions_min_6_3_0;
input  [31:0] regions_min_7_3_0;
input  [31:0] regions_center_0_4_0;
input  [31:0] regions_center_1_4_0;
input  [31:0] regions_center_2_4_0;
input  [31:0] regions_center_3_4_0;
input  [31:0] regions_center_4_4_0;
input  [31:0] regions_center_5_4_0;
input  [31:0] regions_center_6_4_0;
input  [31:0] regions_center_7_4_0;
input  [31:0] regions_max_0_4_0;
input  [31:0] regions_max_1_4_0;
input  [31:0] regions_max_2_4_0;
input  [31:0] regions_max_3_4_0;
input  [31:0] regions_max_4_4_0;
input  [31:0] regions_max_5_4_0;
input  [31:0] regions_max_6_4_0;
input  [31:0] regions_max_7_4_0;
input  [31:0] regions_min_0_4_0;
input  [31:0] regions_min_1_4_0;
input  [31:0] regions_min_2_4_0;
input  [31:0] regions_min_3_4_0;
input  [31:0] regions_min_4_4_0;
input  [31:0] regions_min_5_4_0;
input  [31:0] regions_min_6_4_0;
input  [31:0] regions_min_7_4_0;
input  [31:0] regions_center_0_5_0;
input  [31:0] regions_center_1_5_0;
input  [31:0] regions_center_2_5_0;
input  [31:0] regions_center_3_5_0;
input  [31:0] regions_center_4_5_0;
input  [31:0] regions_center_5_5_0;
input  [31:0] regions_center_6_5_0;
input  [31:0] regions_center_7_5_0;
input  [31:0] regions_max_0_5_0;
input  [31:0] regions_max_1_5_0;
input  [31:0] regions_max_2_5_0;
input  [31:0] regions_max_3_5_0;
input  [31:0] regions_max_4_5_0;
input  [31:0] regions_max_5_5_0;
input  [31:0] regions_max_6_5_0;
input  [31:0] regions_max_7_5_0;
input  [31:0] regions_min_0_5_0;
input  [31:0] regions_min_1_5_0;
input  [31:0] regions_min_2_5_0;
input  [31:0] regions_min_3_5_0;
input  [31:0] regions_min_4_5_0;
input  [31:0] regions_min_5_5_0;
input  [31:0] regions_min_6_5_0;
input  [31:0] regions_min_7_5_0;
input  [31:0] regions_center_0_6_0;
input  [31:0] regions_center_1_6_0;
input  [31:0] regions_center_2_6_0;
input  [31:0] regions_center_3_6_0;
input  [31:0] regions_center_4_6_0;
input  [31:0] regions_center_5_6_0;
input  [31:0] regions_center_6_6_0;
input  [31:0] regions_center_7_6_0;
input  [31:0] regions_max_0_6_0;
input  [31:0] regions_max_1_6_0;
input  [31:0] regions_max_2_6_0;
input  [31:0] regions_max_3_6_0;
input  [31:0] regions_max_4_6_0;
input  [31:0] regions_max_5_6_0;
input  [31:0] regions_max_6_6_0;
input  [31:0] regions_max_7_6_0;
input  [31:0] regions_min_0_6_0;
input  [31:0] regions_min_1_6_0;
input  [31:0] regions_min_2_6_0;
input  [31:0] regions_min_3_6_0;
input  [31:0] regions_min_4_6_0;
input  [31:0] regions_min_5_6_0;
input  [31:0] regions_min_6_6_0;
input  [31:0] regions_min_7_6_0;
input  [31:0] regions_center_0_7_0;
input  [31:0] regions_center_1_7_0;
input  [31:0] regions_center_2_7_0;
input  [31:0] regions_center_3_7_0;
input  [31:0] regions_center_4_7_0;
input  [31:0] regions_center_5_7_0;
input  [31:0] regions_center_6_7_0;
input  [31:0] regions_center_7_7_0;
input  [31:0] regions_max_0_7_0;
input  [31:0] regions_max_1_7_0;
input  [31:0] regions_max_2_7_0;
input  [31:0] regions_max_3_7_0;
input  [31:0] regions_max_4_7_0;
input  [31:0] regions_max_5_7_0;
input  [31:0] regions_max_6_7_0;
input  [31:0] regions_max_7_7_0;
input  [31:0] regions_min_0_7_0;
input  [31:0] regions_min_1_7_0;
input  [31:0] regions_min_2_7_0;
input  [31:0] regions_min_3_7_0;
input  [31:0] regions_min_4_7_0;
input  [31:0] regions_min_5_7_0;
input  [31:0] regions_min_6_7_0;
input  [31:0] regions_min_7_7_0;
output  [2:0] merge_2_out;
output   merge_2_out_ap_vld;
output  [2:0] merge_1_out;
output   merge_1_out_ap_vld;
output  [31:0] grp_fu_9084_p_din0;
output  [31:0] grp_fu_9084_p_din1;
output  [0:0] grp_fu_9084_p_opcode;
input  [31:0] grp_fu_9084_p_dout0;
output   grp_fu_9084_p_ce;
output  [31:0] grp_fu_9090_p_din0;
output  [31:0] grp_fu_9090_p_din1;
input  [31:0] grp_fu_9090_p_dout0;
output   grp_fu_9090_p_ce;
output  [31:0] grp_fu_9095_p_din0;
output  [31:0] grp_fu_9095_p_din1;
output  [4:0] grp_fu_9095_p_opcode;
input  [0:0] grp_fu_9095_p_dout0;
output   grp_fu_9095_p_ce;
output  [31:0] grp_fu_9100_p_din0;
output  [31:0] grp_fu_9100_p_din1;
output  [4:0] grp_fu_9100_p_opcode;
input  [0:0] grp_fu_9100_p_dout0;
output   grp_fu_9100_p_ce;
output  [31:0] grp_fu_9105_p_din0;
output  [31:0] grp_fu_9105_p_din1;
output  [4:0] grp_fu_9105_p_opcode;
input  [0:0] grp_fu_9105_p_dout0;
output   grp_fu_9105_p_ce;

reg ap_idle;
reg merge_2_out_ap_vld;
reg merge_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_state48_pp0_stage7_iter5;
wire    ap_block_state56_pp0_stage7_iter6;
wire    ap_block_state64_pp0_stage7_iter7;
wire    ap_block_state72_pp0_stage7_iter8;
wire    ap_block_state80_pp0_stage7_iter9;
wire    ap_block_state88_pp0_stage7_iter10;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln1027_reg_5122;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_1650_p2;
reg   [31:0] reg_1686;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_state50_pp0_stage1_iter6;
wire    ap_block_state58_pp0_stage1_iter7;
wire    ap_block_state66_pp0_stage1_iter8;
wire    ap_block_state74_pp0_stage1_iter9;
wire    ap_block_state82_pp0_stage1_iter10;
wire    ap_block_state90_pp0_stage1_iter11;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_state49_pp0_stage0_iter6;
wire    ap_block_state57_pp0_stage0_iter7;
wire    ap_block_state65_pp0_stage0_iter8;
wire    ap_block_state73_pp0_stage0_iter9;
wire    ap_block_state81_pp0_stage0_iter10;
wire    ap_block_state89_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter9_reg;
wire   [31:0] grp_fu_1646_p2;
reg   [31:0] reg_1692;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_state52_pp0_stage3_iter6;
wire    ap_block_state60_pp0_stage3_iter7;
wire    ap_block_state68_pp0_stage3_iter8;
wire    ap_block_state76_pp0_stage3_iter9;
wire    ap_block_state84_pp0_stage3_iter10;
wire    ap_block_state92_pp0_stage3_iter11;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter1_reg;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter2_reg;
reg   [0:0] and_ln112_11_reg_5565;
reg   [0:0] and_ln112_11_reg_5565_pp0_iter2_reg;
reg   [31:0] reg_1698;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_state54_pp0_stage5_iter6;
wire    ap_block_state62_pp0_stage5_iter7;
wire    ap_block_state70_pp0_stage5_iter8;
wire    ap_block_state78_pp0_stage5_iter9;
wire    ap_block_state86_pp0_stage5_iter10;
wire    ap_block_pp0_stage5_11001;
wire   [31:0] grp_fu_1634_p2;
reg   [31:0] reg_1703;
reg   [31:0] reg_1708;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_state55_pp0_stage6_iter6;
wire    ap_block_state63_pp0_stage6_iter7;
wire    ap_block_state71_pp0_stage6_iter8;
wire    ap_block_state79_pp0_stage6_iter9;
wire    ap_block_state87_pp0_stage6_iter10;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] and_ln112_13_reg_5590;
reg   [31:0] reg_1713;
reg   [31:0] reg_1718;
reg   [0:0] and_ln112_15_reg_5615;
wire   [31:0] grp_fu_1638_p2;
reg   [31:0] reg_1723;
reg   [31:0] reg_1728;
reg   [0:0] and_ln112_1_reg_5475;
reg   [0:0] and_ln112_1_reg_5475_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_state53_pp0_stage4_iter6;
wire    ap_block_state61_pp0_stage4_iter7;
wire    ap_block_state69_pp0_stage4_iter8;
wire    ap_block_state77_pp0_stage4_iter9;
wire    ap_block_state85_pp0_stage4_iter10;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] and_ln112_3_reg_5480;
reg   [0:0] and_ln112_3_reg_5480_pp0_iter1_reg;
wire   [31:0] grp_fu_1654_p2;
reg   [31:0] reg_1732;
reg   [0:0] and_ln112_5_reg_5485;
reg   [0:0] and_ln112_5_reg_5485_pp0_iter1_reg;
reg   [31:0] reg_1736;
reg   [0:0] and_ln112_7_reg_5545;
reg   [0:0] and_ln112_7_reg_5545_pp0_iter2_reg;
reg   [0:0] and_ln112_15_reg_5615_pp0_iter2_reg;
reg   [31:0] reg_1740;
reg   [0:0] and_ln112_13_reg_5590_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_5107;
reg   [31:0] i_real_3_reg_5107_pp0_iter1_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter4_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter5_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter6_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter7_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter8_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter9_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter10_reg;
reg   [31:0] i_real_3_reg_5107_pp0_iter11_reg;
reg   [31:0] k_real_5_reg_5115;
reg   [31:0] k_real_5_reg_5115_pp0_iter1_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter2_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter3_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter4_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter5_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter6_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter7_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter8_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter9_reg;
reg   [31:0] k_real_5_reg_5115_pp0_iter10_reg;
wire   [0:0] icmp_ln1027_fu_1785_p2;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_5122_pp0_iter11_reg;
wire   [2:0] trunc_ln104_fu_1791_p1;
reg   [2:0] trunc_ln104_reg_5126;
wire   [31:0] tmp_s_fu_1795_p10;
reg   [31:0] tmp_s_reg_5146;
wire   [2:0] trunc_ln104_1_fu_1809_p1;
reg   [2:0] trunc_ln104_1_reg_5151;
wire   [31:0] tmp_5_fu_1813_p10;
reg   [31:0] tmp_5_reg_5171;
wire   [31:0] tmp_6_fu_1827_p10;
reg   [31:0] tmp_6_reg_5176;
wire   [31:0] tmp_7_fu_1841_p10;
reg   [31:0] tmp_7_reg_5181;
wire   [31:0] tmp_8_fu_1855_p10;
reg   [31:0] tmp_8_reg_5190;
wire   [31:0] tmp_9_fu_1869_p10;
reg   [31:0] tmp_9_reg_5195;
wire   [31:0] tmp_1_fu_1883_p10;
reg   [31:0] tmp_1_reg_5204;
wire   [31:0] tmp_2_fu_1897_p10;
reg   [31:0] tmp_2_reg_5209;
wire   [31:0] tmp_4_fu_1911_p10;
reg   [31:0] tmp_4_reg_5214;
wire   [31:0] tmp_11_fu_1925_p10;
reg   [31:0] tmp_11_reg_5223;
wire   [31:0] tmp_12_fu_1939_p10;
reg   [31:0] tmp_12_reg_5232;
wire   [31:0] tmp_13_fu_1953_p10;
reg   [31:0] tmp_13_reg_5237;
wire   [31:0] tmp_15_fu_1967_p10;
reg   [31:0] tmp_15_reg_5242;
wire   [31:0] tmp_17_fu_1981_p10;
reg   [31:0] tmp_17_reg_5251;
wire   [31:0] tmp_18_fu_1995_p10;
reg   [31:0] tmp_18_reg_5260;
wire   [31:0] tmp_19_fu_2009_p10;
reg   [31:0] tmp_19_reg_5265;
wire   [0:0] icmp_ln112_fu_2057_p2;
reg   [0:0] icmp_ln112_reg_5270;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_state51_pp0_stage2_iter6;
wire    ap_block_state59_pp0_stage2_iter7;
wire    ap_block_state67_pp0_stage2_iter8;
wire    ap_block_state75_pp0_stage2_iter9;
wire    ap_block_state83_pp0_stage2_iter10;
wire    ap_block_state91_pp0_stage2_iter11;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln112_1_fu_2063_p2;
reg   [0:0] icmp_ln112_1_reg_5275;
wire   [0:0] icmp_ln112_2_fu_2069_p2;
reg   [0:0] icmp_ln112_2_reg_5280;
wire   [0:0] icmp_ln112_3_fu_2075_p2;
reg   [0:0] icmp_ln112_3_reg_5285;
wire   [31:0] tmp_3_fu_2081_p10;
reg   [31:0] tmp_3_reg_5290;
wire   [31:0] tmp_10_fu_2094_p10;
reg   [31:0] tmp_10_reg_5295;
wire   [31:0] tmp_14_fu_2107_p10;
reg   [31:0] tmp_14_reg_5300;
wire   [31:0] tmp_16_fu_2120_p10;
reg   [31:0] tmp_16_reg_5305;
wire   [31:0] tmp_21_fu_2133_p10;
reg   [31:0] tmp_21_reg_5310;
wire   [31:0] tmp_23_fu_2146_p10;
reg   [31:0] tmp_23_reg_5319;
wire   [31:0] tmp_27_fu_2159_p10;
reg   [31:0] tmp_27_reg_5328;
wire   [31:0] tmp_29_fu_2172_p10;
reg   [31:0] tmp_29_reg_5337;
wire   [31:0] tmp_33_fu_2185_p10;
reg   [31:0] tmp_33_reg_5346;
wire   [31:0] tmp_35_fu_2198_p10;
reg   [31:0] tmp_35_reg_5355;
reg   [0:0] tmp_50_reg_5364;
wire   [0:0] icmp_ln112_4_fu_2245_p2;
reg   [0:0] icmp_ln112_4_reg_5369;
wire   [0:0] icmp_ln112_5_fu_2251_p2;
reg   [0:0] icmp_ln112_5_reg_5374;
wire   [0:0] icmp_ln112_6_fu_2257_p2;
reg   [0:0] icmp_ln112_6_reg_5379;
wire   [0:0] icmp_ln112_7_fu_2263_p2;
reg   [0:0] icmp_ln112_7_reg_5384;
reg   [0:0] tmp_55_reg_5389;
wire   [0:0] icmp_ln112_8_fu_2303_p2;
reg   [0:0] icmp_ln112_8_reg_5394;
wire   [0:0] icmp_ln112_9_fu_2309_p2;
reg   [0:0] icmp_ln112_9_reg_5399;
wire   [0:0] icmp_ln112_10_fu_2315_p2;
reg   [0:0] icmp_ln112_10_reg_5404;
wire   [0:0] icmp_ln112_11_fu_2321_p2;
reg   [0:0] icmp_ln112_11_reg_5409;
reg   [0:0] tmp_60_reg_5414;
wire   [31:0] tmp_20_fu_2327_p10;
reg   [31:0] tmp_20_reg_5419;
wire   [31:0] tmp_22_fu_2340_p10;
reg   [31:0] tmp_22_reg_5424;
wire   [31:0] tmp_24_fu_2353_p10;
reg   [31:0] tmp_24_reg_5429;
wire   [31:0] tmp_25_fu_2366_p10;
reg   [31:0] tmp_25_reg_5434;
wire   [31:0] tmp_39_fu_2379_p10;
reg   [31:0] tmp_39_reg_5439;
wire   [31:0] tmp_41_fu_2392_p10;
reg   [31:0] tmp_41_reg_5448;
wire   [31:0] tmp_45_fu_2405_p10;
reg   [31:0] tmp_45_reg_5457;
wire   [31:0] tmp_47_fu_2418_p10;
reg   [31:0] tmp_47_reg_5466;
wire   [0:0] and_ln112_1_fu_2444_p2;
wire   [0:0] and_ln112_3_fu_2463_p2;
reg   [0:0] and_ln112_3_reg_5480_pp0_iter2_reg;
wire   [0:0] and_ln112_5_fu_2483_p2;
reg   [0:0] and_ln112_5_reg_5485_pp0_iter2_reg;
wire   [0:0] icmp_ln112_12_fu_2522_p2;
reg   [0:0] icmp_ln112_12_reg_5490;
wire   [0:0] icmp_ln112_13_fu_2528_p2;
reg   [0:0] icmp_ln112_13_reg_5495;
wire   [0:0] icmp_ln112_14_fu_2534_p2;
reg   [0:0] icmp_ln112_14_reg_5500;
wire   [0:0] icmp_ln112_15_fu_2540_p2;
reg   [0:0] icmp_ln112_15_reg_5505;
reg   [0:0] tmp_65_reg_5510;
wire   [31:0] tmp_26_fu_2546_p10;
reg   [31:0] tmp_26_reg_5515;
wire   [31:0] tmp_28_fu_2559_p10;
reg   [31:0] tmp_28_reg_5520;
reg   [0:0] tmp_70_reg_5525;
wire   [31:0] tmp_30_fu_2572_p10;
reg   [31:0] tmp_30_reg_5530;
wire   [31:0] tmp_31_fu_2585_p10;
reg   [31:0] tmp_31_reg_5535;
reg   [0:0] tmp_75_reg_5540;
wire   [0:0] and_ln112_7_fu_2612_p2;
reg   [0:0] and_ln112_7_reg_5545_pp0_iter1_reg;
wire   [0:0] and_ln112_9_fu_2693_p2;
reg   [0:0] and_ln112_9_reg_5550;
reg   [0:0] and_ln112_9_reg_5550_pp0_iter1_reg;
reg   [0:0] and_ln112_9_reg_5550_pp0_iter2_reg;
wire   [31:0] tmp_32_fu_2698_p10;
reg   [31:0] tmp_32_reg_5555;
wire   [31:0] tmp_34_fu_2711_p10;
reg   [31:0] tmp_34_reg_5560;
wire   [0:0] and_ln112_11_fu_2800_p2;
reg   [0:0] and_ln112_11_reg_5565_pp0_iter1_reg;
reg   [0:0] tmp_80_reg_5570;
reg   [0:0] tmp_85_reg_5575;
wire   [31:0] tmp_38_fu_2805_p10;
reg   [31:0] tmp_38_reg_5580;
wire   [31:0] tmp_40_fu_2818_p10;
reg   [31:0] tmp_40_reg_5585;
wire   [0:0] and_ln112_13_fu_2907_p2;
reg   [0:0] and_ln112_13_reg_5590_pp0_iter1_reg;
wire   [31:0] tmp_36_fu_2912_p10;
reg   [31:0] tmp_36_reg_5595;
wire   [31:0] tmp_37_fu_2925_p10;
reg   [31:0] tmp_37_reg_5600;
wire   [31:0] tmp_44_fu_2938_p10;
reg   [31:0] tmp_44_reg_5605;
wire   [31:0] tmp_46_fu_2951_p10;
reg   [31:0] tmp_46_reg_5610;
wire   [0:0] and_ln112_15_fu_3040_p2;
reg   [0:0] and_ln112_15_reg_5615_pp0_iter1_reg;
wire   [31:0] tmp_42_fu_3045_p10;
reg   [31:0] tmp_42_reg_5620;
wire   [31:0] tmp_43_fu_3058_p10;
reg   [31:0] tmp_43_reg_5625;
wire   [0:0] icmp_ln1019_fu_3071_p2;
reg   [0:0] icmp_ln1019_reg_5630;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_reg_5630_pp0_iter11_reg;
reg   [31:0] d_reg_5639;
reg   [31:0] d1_reg_5645;
reg   [31:0] d2_reg_5650;
wire   [31:0] grp_fu_1642_p2;
reg   [31:0] sub_reg_5655;
reg   [31:0] sub2_reg_5660;
reg   [31:0] d_2_reg_5665;
wire   [31:0] grp_fu_1658_p2;
reg   [31:0] d_3_reg_5671;
reg   [31:0] d1_1_reg_5677;
reg   [31:0] d2_1_reg_5682;
reg   [31:0] sub75_1_reg_5687;
reg   [31:0] sub87_1_reg_5692;
reg   [31:0] d1_2_reg_5697;
reg   [31:0] d2_2_reg_5702;
reg   [31:0] sub75_2_reg_5707;
reg   [31:0] sub87_2_reg_5712;
reg   [31:0] d1_3_reg_5717;
reg   [31:0] d2_3_reg_5722;
reg   [31:0] sub75_3_reg_5727;
reg   [31:0] sub87_3_reg_5732;
reg   [31:0] d1_4_reg_5737;
reg   [31:0] d2_4_reg_5742;
reg   [31:0] sub75_4_reg_5747;
reg   [31:0] sub87_4_reg_5752;
reg   [31:0] d_5_reg_5757;
reg   [31:0] mul_reg_5763;
wire   [31:0] grp_fu_1667_p2;
reg   [31:0] mul_1_reg_5768;
reg   [31:0] mul_1_reg_5768_pp0_iter2_reg;
reg   [31:0] mul_2_reg_5773;
reg   [31:0] mul_2_reg_5773_pp0_iter2_reg;
reg   [31:0] mul_3_reg_5778;
reg   [31:0] mul_3_reg_5778_pp0_iter2_reg;
reg   [31:0] mul_3_reg_5778_pp0_iter3_reg;
reg   [31:0] mul_4_reg_5783;
reg   [31:0] mul_4_reg_5783_pp0_iter2_reg;
reg   [31:0] mul_4_reg_5783_pp0_iter3_reg;
reg   [31:0] mul_4_reg_5783_pp0_iter4_reg;
reg   [31:0] d_6_reg_5788;
reg   [31:0] mul_5_reg_5794;
reg   [31:0] mul_5_reg_5794_pp0_iter3_reg;
reg   [31:0] mul_5_reg_5794_pp0_iter4_reg;
reg   [31:0] mul_5_reg_5794_pp0_iter5_reg;
reg   [31:0] mul_5_reg_5794_pp0_iter6_reg;
reg   [31:0] mul_5_reg_5794_pp0_iter7_reg;
reg   [31:0] d_7_reg_5799;
reg   [31:0] ov_4_reg_5805;
reg   [31:0] mul_6_reg_5810;
reg   [31:0] mul_6_reg_5810_pp0_iter3_reg;
reg   [31:0] mul_6_reg_5810_pp0_iter4_reg;
reg   [31:0] mul_6_reg_5810_pp0_iter5_reg;
reg   [31:0] mul_6_reg_5810_pp0_iter6_reg;
reg   [31:0] mul_6_reg_5810_pp0_iter7_reg;
wire   [31:0] ov_2_fu_3116_p3;
reg   [31:0] ov_2_reg_5815;
reg   [31:0] distance_reg_5822;
wire   [31:0] ov_6_fu_3123_p3;
reg   [31:0] ov_6_reg_5827;
wire   [31:0] ov_10_fu_3129_p3;
reg   [31:0] ov_10_reg_5834;
reg   [0:0] tmp_52_reg_5841;
reg   [31:0] ov_16_reg_5846;
wire   [31:0] ov_32_fu_3176_p3;
reg   [31:0] ov_32_reg_5851;
reg   [0:0] tmp_57_reg_5856;
reg   [0:0] tmp_62_reg_5861;
wire   [31:0] ov_14_fu_3183_p3;
reg   [31:0] ov_14_reg_5866;
reg   [31:0] ov_17_reg_5873;
wire   [31:0] ov_7_fu_3230_p3;
reg   [31:0] ov_7_reg_5878;
wire   [31:0] ov_11_fu_3277_p3;
reg   [31:0] ov_11_reg_5883;
wire   [31:0] ov_18_fu_3284_p3;
reg   [31:0] ov_18_reg_5888;
wire   [31:0] ov_22_fu_3289_p3;
reg   [31:0] ov_22_reg_5895;
reg   [0:0] tmp_67_reg_5902;
wire   [31:0] ov_26_fu_3296_p3;
reg   [31:0] ov_26_reg_5907;
reg   [31:0] mul_7_reg_5914;
reg   [31:0] mul_7_reg_5914_pp0_iter4_reg;
reg   [31:0] mul_7_reg_5914_pp0_iter5_reg;
reg   [31:0] mul_7_reg_5914_pp0_iter6_reg;
reg   [31:0] mul_7_reg_5914_pp0_iter7_reg;
reg   [31:0] mul_7_reg_5914_pp0_iter8_reg;
wire   [31:0] ov_30_fu_3303_p3;
reg   [31:0] ov_30_reg_5919;
wire   [31:0] ov_15_fu_3350_p3;
reg   [31:0] ov_15_reg_5926;
reg   [0:0] tmp_72_reg_5931;
reg   [0:0] tmp_77_reg_5936;
wire   [31:0] ov_19_fu_3397_p3;
reg   [31:0] ov_19_reg_5941;
reg   [31:0] ov_19_reg_5941_pp0_iter4_reg;
wire   [31:0] ov_23_fu_3444_p3;
reg   [31:0] ov_23_reg_5946;
reg   [31:0] ov_23_reg_5946_pp0_iter4_reg;
reg   [31:0] ov_23_reg_5946_pp0_iter5_reg;
reg   [31:0] overlap_1_reg_5951;
reg   [31:0] distance_1_reg_5956;
reg   [0:0] tmp_82_reg_5961;
wire   [31:0] ov_27_fu_3491_p3;
reg   [31:0] ov_27_reg_5966;
reg   [31:0] ov_27_reg_5966_pp0_iter4_reg;
reg   [31:0] ov_27_reg_5966_pp0_iter5_reg;
reg   [0:0] tmp_87_reg_5971;
wire   [31:0] ov_31_fu_3538_p3;
reg   [31:0] ov_31_reg_5976;
reg   [31:0] ov_31_reg_5976_pp0_iter4_reg;
reg   [31:0] ov_31_reg_5976_pp0_iter5_reg;
reg   [31:0] overlap_2_reg_5981;
reg   [31:0] overlap_3_reg_5986;
reg   [31:0] distance_2_reg_5991;
reg   [31:0] overlap_4_reg_5996;
reg   [31:0] distance_3_reg_6001;
reg   [31:0] overlap_5_reg_6006;
reg   [31:0] overlap_6_reg_6011;
reg   [31:0] distance_4_reg_6016;
reg   [31:0] overlap_7_reg_6021;
reg   [31:0] overlap_7_reg_6021_pp0_iter8_reg;
reg   [31:0] overlap_7_reg_6021_pp0_iter9_reg;
reg   [0:0] tmp_89_reg_6028;
reg   [0:0] tmp_89_reg_6028_pp0_iter8_reg;
reg   [0:0] tmp_89_reg_6028_pp0_iter9_reg;
reg   [31:0] distance_5_reg_6033;
reg   [31:0] distance_6_reg_6038;
wire   [31:0] sc_2_fu_3599_p3;
reg   [31:0] sc_2_reg_6043;
reg   [31:0] tmp_score_load_reg_6050;
reg   [0:0] tmp_92_reg_6057;
wire   [31:0] tmp_other_4_fu_3706_p3;
reg   [31:0] tmp_other_4_reg_6062;
wire   [31:0] tmp_score_4_fu_3713_p3;
reg   [31:0] tmp_score_4_reg_6068;
reg   [31:0] score_load_reg_6076;
reg   [31:0] merge_1_4_reg_6084;
reg   [31:0] merge_2_1_reg_6091;
reg   [0:0] tmp_95_reg_6097;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter11_stage2;
wire    ap_block_pp0_stage3_subdone;
reg   [31:0] merge_1_fu_436;
wire   [31:0] merge_1_7_fu_3885_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage2;
reg   [31:0] merge_2_fu_440;
wire   [31:0] merge_2_6_fu_3879_p3;
reg   [31:0] score_fu_444;
wire   [31:0] score_3_fu_3873_p3;
wire    ap_block_pp0_stage1;
reg   [31:0] merge_1_1_fu_448;
wire   [31:0] i_real_2_fu_3099_p3;
reg   [31:0] k_real_4_fu_452;
wire   [31:0] k_real_3_fu_3091_p3;
reg   [31:0] tmp_score_fu_456;
wire   [31:0] tmp_score_3_fu_3729_p3;
wire    ap_block_pp0_stage6;
reg   [31:0] tmp_other_fu_460;
wire   [31:0] tmp_other_3_fu_3723_p3;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage2_01001;
reg   [31:0] grp_fu_1630_p0;
reg   [31:0] grp_fu_1630_p1;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage7;
reg   [31:0] grp_fu_1634_p0;
reg   [31:0] grp_fu_1634_p1;
reg   [31:0] grp_fu_1638_p0;
reg   [31:0] grp_fu_1638_p1;
reg   [31:0] grp_fu_1642_p0;
reg   [31:0] grp_fu_1642_p1;
reg   [31:0] grp_fu_1646_p0;
reg   [31:0] grp_fu_1646_p1;
reg   [31:0] grp_fu_1650_p0;
reg   [31:0] grp_fu_1650_p1;
reg   [31:0] grp_fu_1654_p0;
reg   [31:0] grp_fu_1654_p1;
reg   [31:0] grp_fu_1658_p0;
reg   [31:0] grp_fu_1658_p1;
reg   [31:0] grp_fu_1663_p0;
reg   [31:0] grp_fu_1663_p1;
reg   [31:0] grp_fu_1667_p0;
reg   [31:0] grp_fu_1667_p1;
reg   [31:0] grp_fu_1671_p0;
reg   [31:0] grp_fu_1671_p1;
reg   [31:0] grp_fu_1675_p0;
reg   [31:0] grp_fu_1675_p1;
reg   [31:0] grp_fu_1679_p0;
reg   [31:0] grp_fu_1679_p1;
wire   [31:0] bitcast_ln112_fu_2023_p1;
wire   [31:0] bitcast_ln112_1_fu_2040_p1;
wire   [7:0] tmp_48_fu_2026_p4;
wire   [22:0] trunc_ln112_fu_2036_p1;
wire   [7:0] tmp_49_fu_2043_p4;
wire   [22:0] trunc_ln112_1_fu_2053_p1;
wire   [31:0] bitcast_ln112_2_fu_2211_p1;
wire   [31:0] bitcast_ln112_3_fu_2228_p1;
wire   [7:0] tmp_53_fu_2214_p4;
wire   [22:0] trunc_ln112_2_fu_2224_p1;
wire   [7:0] tmp_54_fu_2231_p4;
wire   [22:0] trunc_ln112_3_fu_2241_p1;
wire   [31:0] bitcast_ln112_4_fu_2269_p1;
wire   [31:0] bitcast_ln112_5_fu_2286_p1;
wire   [7:0] tmp_58_fu_2272_p4;
wire   [22:0] trunc_ln112_4_fu_2282_p1;
wire   [7:0] tmp_59_fu_2289_p4;
wire   [22:0] trunc_ln112_5_fu_2299_p1;
wire   [0:0] or_ln112_1_fu_2435_p2;
wire   [0:0] and_ln112_fu_2439_p2;
wire   [0:0] or_ln112_fu_2431_p2;
wire   [0:0] or_ln112_3_fu_2454_p2;
wire   [0:0] and_ln112_2_fu_2458_p2;
wire   [0:0] or_ln112_2_fu_2450_p2;
wire   [0:0] or_ln112_4_fu_2469_p2;
wire   [0:0] or_ln112_5_fu_2473_p2;
wire   [0:0] and_ln112_4_fu_2477_p2;
wire   [31:0] bitcast_ln112_6_fu_2488_p1;
wire   [31:0] bitcast_ln112_7_fu_2505_p1;
wire   [7:0] tmp_63_fu_2491_p4;
wire   [22:0] trunc_ln112_6_fu_2501_p1;
wire   [7:0] tmp_64_fu_2508_p4;
wire   [22:0] trunc_ln112_7_fu_2518_p1;
wire   [0:0] or_ln112_6_fu_2598_p2;
wire   [0:0] or_ln112_7_fu_2602_p2;
wire   [0:0] and_ln112_6_fu_2606_p2;
wire   [31:0] bitcast_ln112_8_fu_2617_p1;
wire   [31:0] bitcast_ln112_9_fu_2634_p1;
wire   [7:0] tmp_68_fu_2620_p4;
wire   [22:0] trunc_ln112_8_fu_2630_p1;
wire   [0:0] icmp_ln112_17_fu_2657_p2;
wire   [0:0] icmp_ln112_16_fu_2651_p2;
wire   [7:0] tmp_69_fu_2637_p4;
wire   [22:0] trunc_ln112_9_fu_2647_p1;
wire   [0:0] icmp_ln112_19_fu_2675_p2;
wire   [0:0] icmp_ln112_18_fu_2669_p2;
wire   [0:0] or_ln112_8_fu_2663_p2;
wire   [0:0] or_ln112_9_fu_2681_p2;
wire   [0:0] and_ln112_8_fu_2687_p2;
wire   [31:0] bitcast_ln112_10_fu_2724_p1;
wire   [31:0] bitcast_ln112_11_fu_2741_p1;
wire   [7:0] tmp_73_fu_2727_p4;
wire   [22:0] trunc_ln112_10_fu_2737_p1;
wire   [0:0] icmp_ln112_21_fu_2764_p2;
wire   [0:0] icmp_ln112_20_fu_2758_p2;
wire   [7:0] tmp_74_fu_2744_p4;
wire   [22:0] trunc_ln112_11_fu_2754_p1;
wire   [0:0] icmp_ln112_23_fu_2782_p2;
wire   [0:0] icmp_ln112_22_fu_2776_p2;
wire   [0:0] or_ln112_10_fu_2770_p2;
wire   [0:0] or_ln112_11_fu_2788_p2;
wire   [0:0] and_ln112_10_fu_2794_p2;
wire   [31:0] bitcast_ln112_12_fu_2831_p1;
wire   [31:0] bitcast_ln112_13_fu_2848_p1;
wire   [7:0] tmp_78_fu_2834_p4;
wire   [22:0] trunc_ln112_12_fu_2844_p1;
wire   [0:0] icmp_ln112_25_fu_2871_p2;
wire   [0:0] icmp_ln112_24_fu_2865_p2;
wire   [7:0] tmp_79_fu_2851_p4;
wire   [22:0] trunc_ln112_13_fu_2861_p1;
wire   [0:0] icmp_ln112_27_fu_2889_p2;
wire   [0:0] icmp_ln112_26_fu_2883_p2;
wire   [0:0] or_ln112_12_fu_2877_p2;
wire   [0:0] or_ln112_13_fu_2895_p2;
wire   [0:0] and_ln112_12_fu_2901_p2;
wire   [31:0] bitcast_ln112_14_fu_2964_p1;
wire   [31:0] bitcast_ln112_15_fu_2981_p1;
wire   [7:0] tmp_83_fu_2967_p4;
wire   [22:0] trunc_ln112_14_fu_2977_p1;
wire   [0:0] icmp_ln112_29_fu_3004_p2;
wire   [0:0] icmp_ln112_28_fu_2998_p2;
wire   [7:0] tmp_84_fu_2984_p4;
wire   [22:0] trunc_ln112_15_fu_2994_p1;
wire   [0:0] icmp_ln112_31_fu_3022_p2;
wire   [0:0] icmp_ln112_30_fu_3016_p2;
wire   [0:0] or_ln112_14_fu_3010_p2;
wire   [0:0] or_ln112_15_fu_3028_p2;
wire   [0:0] and_ln112_14_fu_3034_p2;
wire   [31:0] k_real_fu_3081_p2;
wire   [31:0] k_real_2_fu_3086_p2;
wire   [31:0] i_real_fu_3076_p2;
wire   [31:0] bitcast_ln116_fu_3136_p1;
wire   [7:0] tmp_51_fu_3139_p4;
wire   [22:0] trunc_ln116_fu_3149_p1;
wire   [0:0] icmp_ln116_1_fu_3159_p2;
wire   [0:0] icmp_ln116_fu_3153_p2;
wire   [0:0] or_ln116_fu_3165_p2;
wire   [0:0] and_ln116_fu_3171_p2;
wire   [31:0] bitcast_ln116_1_fu_3190_p1;
wire   [7:0] tmp_56_fu_3193_p4;
wire   [22:0] trunc_ln116_1_fu_3203_p1;
wire   [0:0] icmp_ln116_3_fu_3213_p2;
wire   [0:0] icmp_ln116_2_fu_3207_p2;
wire   [0:0] or_ln116_1_fu_3219_p2;
wire   [0:0] and_ln116_1_fu_3225_p2;
wire   [31:0] bitcast_ln116_2_fu_3237_p1;
wire   [7:0] tmp_61_fu_3240_p4;
wire   [22:0] trunc_ln116_2_fu_3250_p1;
wire   [0:0] icmp_ln116_5_fu_3260_p2;
wire   [0:0] icmp_ln116_4_fu_3254_p2;
wire   [0:0] or_ln116_2_fu_3266_p2;
wire   [0:0] and_ln116_2_fu_3272_p2;
wire   [31:0] bitcast_ln116_3_fu_3310_p1;
wire   [7:0] tmp_66_fu_3313_p4;
wire   [22:0] trunc_ln116_3_fu_3323_p1;
wire   [0:0] icmp_ln116_7_fu_3333_p2;
wire   [0:0] icmp_ln116_6_fu_3327_p2;
wire   [0:0] or_ln116_3_fu_3339_p2;
wire   [0:0] and_ln116_3_fu_3345_p2;
wire   [31:0] bitcast_ln116_4_fu_3357_p1;
wire   [7:0] tmp_71_fu_3360_p4;
wire   [22:0] trunc_ln116_4_fu_3370_p1;
wire   [0:0] icmp_ln116_9_fu_3380_p2;
wire   [0:0] icmp_ln116_8_fu_3374_p2;
wire   [0:0] or_ln116_4_fu_3386_p2;
wire   [0:0] and_ln116_4_fu_3392_p2;
wire   [31:0] bitcast_ln116_5_fu_3404_p1;
wire   [7:0] tmp_76_fu_3407_p4;
wire   [22:0] trunc_ln116_5_fu_3417_p1;
wire   [0:0] icmp_ln116_11_fu_3427_p2;
wire   [0:0] icmp_ln116_10_fu_3421_p2;
wire   [0:0] or_ln116_5_fu_3433_p2;
wire   [0:0] and_ln116_5_fu_3439_p2;
wire   [31:0] bitcast_ln116_6_fu_3451_p1;
wire   [7:0] tmp_81_fu_3454_p4;
wire   [22:0] trunc_ln116_6_fu_3464_p1;
wire   [0:0] icmp_ln116_13_fu_3474_p2;
wire   [0:0] icmp_ln116_12_fu_3468_p2;
wire   [0:0] or_ln116_6_fu_3480_p2;
wire   [0:0] and_ln116_6_fu_3486_p2;
wire   [31:0] bitcast_ln116_7_fu_3498_p1;
wire   [7:0] tmp_86_fu_3501_p4;
wire   [22:0] trunc_ln116_7_fu_3511_p1;
wire   [0:0] icmp_ln116_15_fu_3521_p2;
wire   [0:0] icmp_ln116_14_fu_3515_p2;
wire   [0:0] or_ln116_7_fu_3527_p2;
wire   [0:0] and_ln116_7_fu_3533_p2;
wire   [31:0] bitcast_ln122_fu_3545_p1;
wire   [7:0] tmp_88_fu_3548_p4;
wire   [22:0] trunc_ln122_fu_3558_p1;
wire   [0:0] icmp_ln122_1_fu_3568_p2;
wire   [0:0] icmp_ln122_fu_3562_p2;
wire   [0:0] or_ln122_fu_3574_p2;
wire   [31:0] bitcast_ln126_fu_3585_p1;
wire   [31:0] xor_ln126_fu_3589_p2;
wire   [0:0] and_ln122_fu_3580_p2;
wire   [31:0] sc_fu_3595_p1;
wire   [31:0] bitcast_ln130_fu_3619_p1;
wire   [31:0] bitcast_ln130_1_fu_3636_p1;
wire   [7:0] tmp_90_fu_3622_p4;
wire   [22:0] trunc_ln130_fu_3632_p1;
wire   [0:0] icmp_ln130_2_fu_3659_p2;
wire   [0:0] icmp_ln130_1_fu_3653_p2;
wire   [7:0] tmp_91_fu_3639_p4;
wire   [22:0] trunc_ln130_1_fu_3649_p1;
wire   [0:0] icmp_ln130_4_fu_3677_p2;
wire   [0:0] icmp_ln130_3_fu_3671_p2;
wire   [0:0] or_ln130_1_fu_3665_p2;
wire   [0:0] or_ln130_2_fu_3683_p2;
wire   [0:0] and_ln130_fu_3689_p2;
wire   [0:0] icmp_ln130_fu_3613_p2;
wire   [0:0] and_ln130_1_fu_3695_p2;
wire   [0:0] or_ln130_fu_3700_p2;
wire   [31:0] bitcast_ln139_fu_3768_p1;
wire   [31:0] bitcast_ln139_1_fu_3785_p1;
wire   [7:0] tmp_93_fu_3771_p4;
wire   [22:0] trunc_ln139_fu_3781_p1;
wire   [0:0] icmp_ln139_1_fu_3808_p2;
wire   [0:0] icmp_ln139_fu_3802_p2;
wire   [7:0] tmp_94_fu_3788_p4;
wire   [22:0] trunc_ln139_1_fu_3798_p1;
wire   [0:0] icmp_ln139_3_fu_3826_p2;
wire   [0:0] icmp_ln139_2_fu_3820_p2;
wire   [0:0] or_ln139_1_fu_3814_p2;
wire   [0:0] or_ln139_2_fu_3832_p2;
wire   [0:0] and_ln139_fu_3838_p2;
wire   [0:0] tmp_fu_3761_p3;
wire   [0:0] and_ln139_1_fu_3844_p2;
wire   [0:0] or_ln139_fu_3849_p2;
wire   [31:0] score_2_fu_3855_p3;
wire   [31:0] merge_2_5_fu_3861_p3;
wire   [31:0] merge_1_6_fu_3867_p3;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg   [1:0] grp_fu_1638_opcode;
reg   [1:0] grp_fu_1642_opcode;
reg   [1:0] grp_fu_1646_opcode;
reg   [1:0] grp_fu_1650_opcode;
reg   [4:0] grp_fu_1679_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to10;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to11;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FaultDetector_fsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_8_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1634_p0),
    .din1(grp_fu_1634_p1),
    .ce(1'b1),
    .dout(grp_fu_1634_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1638_p0),
    .din1(grp_fu_1638_p1),
    .opcode(grp_fu_1638_opcode),
    .ce(1'b1),
    .dout(grp_fu_1638_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1642_p0),
    .din1(grp_fu_1642_p1),
    .opcode(grp_fu_1642_opcode),
    .ce(1'b1),
    .dout(grp_fu_1642_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1646_p0),
    .din1(grp_fu_1646_p1),
    .opcode(grp_fu_1646_opcode),
    .ce(1'b1),
    .dout(grp_fu_1646_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1650_p0),
    .din1(grp_fu_1650_p1),
    .opcode(grp_fu_1650_opcode),
    .ce(1'b1),
    .dout(grp_fu_1650_p2)
);

FaultDetector_fsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_8_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1654_p0),
    .din1(grp_fu_1654_p1),
    .ce(1'b1),
    .dout(grp_fu_1654_p2)
);

FaultDetector_fsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_8_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1658_p0),
    .din1(grp_fu_1658_p1),
    .ce(1'b1),
    .dout(grp_fu_1658_p2)
);

FaultDetector_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1667_p0),
    .din1(grp_fu_1667_p1),
    .ce(1'b1),
    .dout(grp_fu_1667_p2)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U23(
    .din0(regions_center_0_0_0),
    .din1(regions_center_1_0_0),
    .din2(regions_center_2_0_0),
    .din3(regions_center_3_0_0),
    .din4(regions_center_4_0_0),
    .din5(regions_center_5_0_0),
    .din6(regions_center_6_0_0),
    .din7(regions_center_7_0_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_s_fu_1795_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U24(
    .din0(regions_center_0_0_0),
    .din1(regions_center_1_0_0),
    .din2(regions_center_2_0_0),
    .din3(regions_center_3_0_0),
    .din4(regions_center_4_0_0),
    .din5(regions_center_5_0_0),
    .din6(regions_center_6_0_0),
    .din7(regions_center_7_0_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_5_fu_1813_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U25(
    .din0(regions_max_0_0_0),
    .din1(regions_max_1_0_0),
    .din2(regions_max_2_0_0),
    .din3(regions_max_3_0_0),
    .din4(regions_max_4_0_0),
    .din5(regions_max_5_0_0),
    .din6(regions_max_6_0_0),
    .din7(regions_max_7_0_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_6_fu_1827_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U26(
    .din0(regions_min_0_0_0),
    .din1(regions_min_1_0_0),
    .din2(regions_min_2_0_0),
    .din3(regions_min_3_0_0),
    .din4(regions_min_4_0_0),
    .din5(regions_min_5_0_0),
    .din6(regions_min_6_0_0),
    .din7(regions_min_7_0_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_7_fu_1841_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U27(
    .din0(regions_max_0_0_0),
    .din1(regions_max_1_0_0),
    .din2(regions_max_2_0_0),
    .din3(regions_max_3_0_0),
    .din4(regions_max_4_0_0),
    .din5(regions_max_5_0_0),
    .din6(regions_max_6_0_0),
    .din7(regions_max_7_0_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_8_fu_1855_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U28(
    .din0(regions_min_0_0_0),
    .din1(regions_min_1_0_0),
    .din2(regions_min_2_0_0),
    .din3(regions_min_3_0_0),
    .din4(regions_min_4_0_0),
    .din5(regions_min_5_0_0),
    .din6(regions_min_6_0_0),
    .din7(regions_min_7_0_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_9_fu_1869_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U29(
    .din0(regions_center_0_1_0),
    .din1(regions_center_1_1_0),
    .din2(regions_center_2_1_0),
    .din3(regions_center_3_1_0),
    .din4(regions_center_4_1_0),
    .din5(regions_center_5_1_0),
    .din6(regions_center_6_1_0),
    .din7(regions_center_7_1_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_1_fu_1883_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U30(
    .din0(regions_center_0_1_0),
    .din1(regions_center_1_1_0),
    .din2(regions_center_2_1_0),
    .din3(regions_center_3_1_0),
    .din4(regions_center_4_1_0),
    .din5(regions_center_5_1_0),
    .din6(regions_center_6_1_0),
    .din7(regions_center_7_1_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_2_fu_1897_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U31(
    .din0(regions_min_0_1_0),
    .din1(regions_min_1_1_0),
    .din2(regions_min_2_1_0),
    .din3(regions_min_3_1_0),
    .din4(regions_min_4_1_0),
    .din5(regions_min_5_1_0),
    .din6(regions_min_6_1_0),
    .din7(regions_min_7_1_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_4_fu_1911_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U32(
    .din0(regions_min_0_1_0),
    .din1(regions_min_1_1_0),
    .din2(regions_min_2_1_0),
    .din3(regions_min_3_1_0),
    .din4(regions_min_4_1_0),
    .din5(regions_min_5_1_0),
    .din6(regions_min_6_1_0),
    .din7(regions_min_7_1_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_11_fu_1925_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U33(
    .din0(regions_center_0_2_0),
    .din1(regions_center_1_2_0),
    .din2(regions_center_2_2_0),
    .din3(regions_center_3_2_0),
    .din4(regions_center_4_2_0),
    .din5(regions_center_5_2_0),
    .din6(regions_center_6_2_0),
    .din7(regions_center_7_2_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_12_fu_1939_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U34(
    .din0(regions_center_0_2_0),
    .din1(regions_center_1_2_0),
    .din2(regions_center_2_2_0),
    .din3(regions_center_3_2_0),
    .din4(regions_center_4_2_0),
    .din5(regions_center_5_2_0),
    .din6(regions_center_6_2_0),
    .din7(regions_center_7_2_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_13_fu_1953_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U35(
    .din0(regions_min_0_2_0),
    .din1(regions_min_1_2_0),
    .din2(regions_min_2_2_0),
    .din3(regions_min_3_2_0),
    .din4(regions_min_4_2_0),
    .din5(regions_min_5_2_0),
    .din6(regions_min_6_2_0),
    .din7(regions_min_7_2_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_15_fu_1967_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U36(
    .din0(regions_min_0_2_0),
    .din1(regions_min_1_2_0),
    .din2(regions_min_2_2_0),
    .din3(regions_min_3_2_0),
    .din4(regions_min_4_2_0),
    .din5(regions_min_5_2_0),
    .din6(regions_min_6_2_0),
    .din7(regions_min_7_2_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_17_fu_1981_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U37(
    .din0(regions_center_0_3_0),
    .din1(regions_center_1_3_0),
    .din2(regions_center_2_3_0),
    .din3(regions_center_3_3_0),
    .din4(regions_center_4_3_0),
    .din5(regions_center_5_3_0),
    .din6(regions_center_6_3_0),
    .din7(regions_center_7_3_0),
    .din8(trunc_ln104_fu_1791_p1),
    .dout(tmp_18_fu_1995_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U38(
    .din0(regions_center_0_3_0),
    .din1(regions_center_1_3_0),
    .din2(regions_center_2_3_0),
    .din3(regions_center_3_3_0),
    .din4(regions_center_4_3_0),
    .din5(regions_center_5_3_0),
    .din6(regions_center_6_3_0),
    .din7(regions_center_7_3_0),
    .din8(trunc_ln104_1_fu_1809_p1),
    .dout(tmp_19_fu_2009_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U39(
    .din0(regions_max_0_1_0),
    .din1(regions_max_1_1_0),
    .din2(regions_max_2_1_0),
    .din3(regions_max_3_1_0),
    .din4(regions_max_4_1_0),
    .din5(regions_max_5_1_0),
    .din6(regions_max_6_1_0),
    .din7(regions_max_7_1_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_3_fu_2081_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U40(
    .din0(regions_max_0_1_0),
    .din1(regions_max_1_1_0),
    .din2(regions_max_2_1_0),
    .din3(regions_max_3_1_0),
    .din4(regions_max_4_1_0),
    .din5(regions_max_5_1_0),
    .din6(regions_max_6_1_0),
    .din7(regions_max_7_1_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_10_fu_2094_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U41(
    .din0(regions_max_0_2_0),
    .din1(regions_max_1_2_0),
    .din2(regions_max_2_2_0),
    .din3(regions_max_3_2_0),
    .din4(regions_max_4_2_0),
    .din5(regions_max_5_2_0),
    .din6(regions_max_6_2_0),
    .din7(regions_max_7_2_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_14_fu_2107_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U42(
    .din0(regions_max_0_2_0),
    .din1(regions_max_1_2_0),
    .din2(regions_max_2_2_0),
    .din3(regions_max_3_2_0),
    .din4(regions_max_4_2_0),
    .din5(regions_max_5_2_0),
    .din6(regions_max_6_2_0),
    .din7(regions_max_7_2_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_16_fu_2120_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U43(
    .din0(regions_min_0_3_0),
    .din1(regions_min_1_3_0),
    .din2(regions_min_2_3_0),
    .din3(regions_min_3_3_0),
    .din4(regions_min_4_3_0),
    .din5(regions_min_5_3_0),
    .din6(regions_min_6_3_0),
    .din7(regions_min_7_3_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_21_fu_2133_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U44(
    .din0(regions_min_0_3_0),
    .din1(regions_min_1_3_0),
    .din2(regions_min_2_3_0),
    .din3(regions_min_3_3_0),
    .din4(regions_min_4_3_0),
    .din5(regions_min_5_3_0),
    .din6(regions_min_6_3_0),
    .din7(regions_min_7_3_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_23_fu_2146_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U45(
    .din0(regions_min_0_4_0),
    .din1(regions_min_1_4_0),
    .din2(regions_min_2_4_0),
    .din3(regions_min_3_4_0),
    .din4(regions_min_4_4_0),
    .din5(regions_min_5_4_0),
    .din6(regions_min_6_4_0),
    .din7(regions_min_7_4_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_27_fu_2159_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U46(
    .din0(regions_min_0_4_0),
    .din1(regions_min_1_4_0),
    .din2(regions_min_2_4_0),
    .din3(regions_min_3_4_0),
    .din4(regions_min_4_4_0),
    .din5(regions_min_5_4_0),
    .din6(regions_min_6_4_0),
    .din7(regions_min_7_4_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_29_fu_2172_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U47(
    .din0(regions_min_0_5_0),
    .din1(regions_min_1_5_0),
    .din2(regions_min_2_5_0),
    .din3(regions_min_3_5_0),
    .din4(regions_min_4_5_0),
    .din5(regions_min_5_5_0),
    .din6(regions_min_6_5_0),
    .din7(regions_min_7_5_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_33_fu_2185_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U48(
    .din0(regions_min_0_5_0),
    .din1(regions_min_1_5_0),
    .din2(regions_min_2_5_0),
    .din3(regions_min_3_5_0),
    .din4(regions_min_4_5_0),
    .din5(regions_min_5_5_0),
    .din6(regions_min_6_5_0),
    .din7(regions_min_7_5_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_35_fu_2198_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U49(
    .din0(regions_max_0_3_0),
    .din1(regions_max_1_3_0),
    .din2(regions_max_2_3_0),
    .din3(regions_max_3_3_0),
    .din4(regions_max_4_3_0),
    .din5(regions_max_5_3_0),
    .din6(regions_max_6_3_0),
    .din7(regions_max_7_3_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_20_fu_2327_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U50(
    .din0(regions_max_0_3_0),
    .din1(regions_max_1_3_0),
    .din2(regions_max_2_3_0),
    .din3(regions_max_3_3_0),
    .din4(regions_max_4_3_0),
    .din5(regions_max_5_3_0),
    .din6(regions_max_6_3_0),
    .din7(regions_max_7_3_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_22_fu_2340_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U51(
    .din0(regions_center_0_4_0),
    .din1(regions_center_1_4_0),
    .din2(regions_center_2_4_0),
    .din3(regions_center_3_4_0),
    .din4(regions_center_4_4_0),
    .din5(regions_center_5_4_0),
    .din6(regions_center_6_4_0),
    .din7(regions_center_7_4_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_24_fu_2353_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U52(
    .din0(regions_center_0_4_0),
    .din1(regions_center_1_4_0),
    .din2(regions_center_2_4_0),
    .din3(regions_center_3_4_0),
    .din4(regions_center_4_4_0),
    .din5(regions_center_5_4_0),
    .din6(regions_center_6_4_0),
    .din7(regions_center_7_4_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_25_fu_2366_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U53(
    .din0(regions_min_0_6_0),
    .din1(regions_min_1_6_0),
    .din2(regions_min_2_6_0),
    .din3(regions_min_3_6_0),
    .din4(regions_min_4_6_0),
    .din5(regions_min_5_6_0),
    .din6(regions_min_6_6_0),
    .din7(regions_min_7_6_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_39_fu_2379_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U54(
    .din0(regions_min_0_6_0),
    .din1(regions_min_1_6_0),
    .din2(regions_min_2_6_0),
    .din3(regions_min_3_6_0),
    .din4(regions_min_4_6_0),
    .din5(regions_min_5_6_0),
    .din6(regions_min_6_6_0),
    .din7(regions_min_7_6_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_41_fu_2392_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U55(
    .din0(regions_min_0_7_0),
    .din1(regions_min_1_7_0),
    .din2(regions_min_2_7_0),
    .din3(regions_min_3_7_0),
    .din4(regions_min_4_7_0),
    .din5(regions_min_5_7_0),
    .din6(regions_min_6_7_0),
    .din7(regions_min_7_7_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_45_fu_2405_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U56(
    .din0(regions_min_0_7_0),
    .din1(regions_min_1_7_0),
    .din2(regions_min_2_7_0),
    .din3(regions_min_3_7_0),
    .din4(regions_min_4_7_0),
    .din5(regions_min_5_7_0),
    .din6(regions_min_6_7_0),
    .din7(regions_min_7_7_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_47_fu_2418_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U57(
    .din0(regions_max_0_4_0),
    .din1(regions_max_1_4_0),
    .din2(regions_max_2_4_0),
    .din3(regions_max_3_4_0),
    .din4(regions_max_4_4_0),
    .din5(regions_max_5_4_0),
    .din6(regions_max_6_4_0),
    .din7(regions_max_7_4_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_26_fu_2546_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U58(
    .din0(regions_max_0_4_0),
    .din1(regions_max_1_4_0),
    .din2(regions_max_2_4_0),
    .din3(regions_max_3_4_0),
    .din4(regions_max_4_4_0),
    .din5(regions_max_5_4_0),
    .din6(regions_max_6_4_0),
    .din7(regions_max_7_4_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_28_fu_2559_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U59(
    .din0(regions_center_0_5_0),
    .din1(regions_center_1_5_0),
    .din2(regions_center_2_5_0),
    .din3(regions_center_3_5_0),
    .din4(regions_center_4_5_0),
    .din5(regions_center_5_5_0),
    .din6(regions_center_6_5_0),
    .din7(regions_center_7_5_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_30_fu_2572_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U60(
    .din0(regions_center_0_5_0),
    .din1(regions_center_1_5_0),
    .din2(regions_center_2_5_0),
    .din3(regions_center_3_5_0),
    .din4(regions_center_4_5_0),
    .din5(regions_center_5_5_0),
    .din6(regions_center_6_5_0),
    .din7(regions_center_7_5_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_31_fu_2585_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U61(
    .din0(regions_max_0_5_0),
    .din1(regions_max_1_5_0),
    .din2(regions_max_2_5_0),
    .din3(regions_max_3_5_0),
    .din4(regions_max_4_5_0),
    .din5(regions_max_5_5_0),
    .din6(regions_max_6_5_0),
    .din7(regions_max_7_5_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_32_fu_2698_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U62(
    .din0(regions_max_0_5_0),
    .din1(regions_max_1_5_0),
    .din2(regions_max_2_5_0),
    .din3(regions_max_3_5_0),
    .din4(regions_max_4_5_0),
    .din5(regions_max_5_5_0),
    .din6(regions_max_6_5_0),
    .din7(regions_max_7_5_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_34_fu_2711_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U63(
    .din0(regions_max_0_6_0),
    .din1(regions_max_1_6_0),
    .din2(regions_max_2_6_0),
    .din3(regions_max_3_6_0),
    .din4(regions_max_4_6_0),
    .din5(regions_max_5_6_0),
    .din6(regions_max_6_6_0),
    .din7(regions_max_7_6_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_38_fu_2805_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U64(
    .din0(regions_max_0_6_0),
    .din1(regions_max_1_6_0),
    .din2(regions_max_2_6_0),
    .din3(regions_max_3_6_0),
    .din4(regions_max_4_6_0),
    .din5(regions_max_5_6_0),
    .din6(regions_max_6_6_0),
    .din7(regions_max_7_6_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_40_fu_2818_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U65(
    .din0(regions_center_0_6_0),
    .din1(regions_center_1_6_0),
    .din2(regions_center_2_6_0),
    .din3(regions_center_3_6_0),
    .din4(regions_center_4_6_0),
    .din5(regions_center_5_6_0),
    .din6(regions_center_6_6_0),
    .din7(regions_center_7_6_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_36_fu_2912_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U66(
    .din0(regions_center_0_6_0),
    .din1(regions_center_1_6_0),
    .din2(regions_center_2_6_0),
    .din3(regions_center_3_6_0),
    .din4(regions_center_4_6_0),
    .din5(regions_center_5_6_0),
    .din6(regions_center_6_6_0),
    .din7(regions_center_7_6_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_37_fu_2925_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U67(
    .din0(regions_max_0_7_0),
    .din1(regions_max_1_7_0),
    .din2(regions_max_2_7_0),
    .din3(regions_max_3_7_0),
    .din4(regions_max_4_7_0),
    .din5(regions_max_5_7_0),
    .din6(regions_max_6_7_0),
    .din7(regions_max_7_7_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_44_fu_2938_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U68(
    .din0(regions_max_0_7_0),
    .din1(regions_max_1_7_0),
    .din2(regions_max_2_7_0),
    .din3(regions_max_3_7_0),
    .din4(regions_max_4_7_0),
    .din5(regions_max_5_7_0),
    .din6(regions_max_6_7_0),
    .din7(regions_max_7_7_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_46_fu_2951_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U69(
    .din0(regions_center_0_7_0),
    .din1(regions_center_1_7_0),
    .din2(regions_center_2_7_0),
    .din3(regions_center_3_7_0),
    .din4(regions_center_4_7_0),
    .din5(regions_center_5_7_0),
    .din6(regions_center_6_7_0),
    .din7(regions_center_7_7_0),
    .din8(trunc_ln104_reg_5126),
    .dout(tmp_42_fu_3045_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U70(
    .din0(regions_center_0_7_0),
    .din1(regions_center_1_7_0),
    .din2(regions_center_2_7_0),
    .din3(regions_center_3_7_0),
    .din4(regions_center_4_7_0),
    .din5(regions_center_5_7_0),
    .din6(regions_center_6_7_0),
    .din7(regions_center_7_7_0),
    .din8(trunc_ln104_1_reg_5151),
    .dout(tmp_43_fu_3058_p10)
);

FaultDetector_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter11_stage2) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_real_4_fu_452 <= 32'd1;
        end else if (((icmp_ln1027_reg_5122 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_real_4_fu_452 <= k_real_3_fu_3091_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            merge_1_1_fu_448 <= 32'd0;
        end else if (((icmp_ln1027_reg_5122 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            merge_1_1_fu_448 <= i_real_2_fu_3099_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_1_fu_436 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1027_reg_5122_pp0_iter11_reg == 1'd1))) begin
        merge_1_fu_436 <= merge_1_7_fu_3885_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_2_fu_440 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1027_reg_5122_pp0_iter11_reg == 1'd1))) begin
        merge_2_fu_440 <= merge_2_6_fu_3879_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        score_fu_444 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1027_reg_5122_pp0_iter11_reg == 1'd1))) begin
        score_fu_444 <= score_3_fu_3873_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_other_fu_460 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1))) begin
        tmp_other_fu_460 <= tmp_other_3_fu_3723_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_score_fu_456 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1))) begin
        tmp_score_fu_456 <= tmp_score_3_fu_3729_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln112_11_reg_5565 <= and_ln112_11_fu_2800_p2;
        and_ln112_7_reg_5545 <= and_ln112_7_fu_2612_p2;
        and_ln112_9_reg_5550 <= and_ln112_9_fu_2693_p2;
        tmp_32_reg_5555 <= tmp_32_fu_2698_p10;
        tmp_34_reg_5560 <= tmp_34_fu_2711_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln112_11_reg_5565_pp0_iter1_reg <= and_ln112_11_reg_5565;
        and_ln112_11_reg_5565_pp0_iter2_reg <= and_ln112_11_reg_5565_pp0_iter1_reg;
        and_ln112_7_reg_5545_pp0_iter1_reg <= and_ln112_7_reg_5545;
        and_ln112_7_reg_5545_pp0_iter2_reg <= and_ln112_7_reg_5545_pp0_iter1_reg;
        and_ln112_9_reg_5550_pp0_iter1_reg <= and_ln112_9_reg_5550;
        and_ln112_9_reg_5550_pp0_iter2_reg <= and_ln112_9_reg_5550_pp0_iter1_reg;
        mul_1_reg_5768_pp0_iter2_reg <= mul_1_reg_5768;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln112_13_reg_5590 <= and_ln112_13_fu_2907_p2;
        tmp_38_reg_5580 <= tmp_38_fu_2805_p10;
        tmp_40_reg_5585 <= tmp_40_fu_2818_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln112_13_reg_5590_pp0_iter1_reg <= and_ln112_13_reg_5590;
        and_ln112_13_reg_5590_pp0_iter2_reg <= and_ln112_13_reg_5590_pp0_iter1_reg;
        mul_2_reg_5773_pp0_iter2_reg <= mul_2_reg_5773;
        mul_3_reg_5778_pp0_iter2_reg <= mul_3_reg_5778;
        mul_3_reg_5778_pp0_iter3_reg <= mul_3_reg_5778_pp0_iter2_reg;
        ov_27_reg_5966_pp0_iter4_reg <= ov_27_reg_5966;
        ov_27_reg_5966_pp0_iter5_reg <= ov_27_reg_5966_pp0_iter4_reg;
        tmp_89_reg_6028_pp0_iter8_reg <= tmp_89_reg_6028;
        tmp_89_reg_6028_pp0_iter9_reg <= tmp_89_reg_6028_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln112_15_reg_5615 <= and_ln112_15_fu_3040_p2;
        tmp_36_reg_5595 <= tmp_36_fu_2912_p10;
        tmp_37_reg_5600 <= tmp_37_fu_2925_p10;
        tmp_44_reg_5605 <= tmp_44_fu_2938_p10;
        tmp_46_reg_5610 <= tmp_46_fu_2951_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln112_15_reg_5615_pp0_iter1_reg <= and_ln112_15_reg_5615;
        and_ln112_15_reg_5615_pp0_iter2_reg <= and_ln112_15_reg_5615_pp0_iter1_reg;
        mul_4_reg_5783_pp0_iter2_reg <= mul_4_reg_5783;
        mul_4_reg_5783_pp0_iter3_reg <= mul_4_reg_5783_pp0_iter2_reg;
        mul_4_reg_5783_pp0_iter4_reg <= mul_4_reg_5783_pp0_iter3_reg;
        ov_31_reg_5976_pp0_iter4_reg <= ov_31_reg_5976;
        ov_31_reg_5976_pp0_iter5_reg <= ov_31_reg_5976_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln112_1_reg_5475 <= and_ln112_1_fu_2444_p2;
        and_ln112_3_reg_5480 <= and_ln112_3_fu_2463_p2;
        and_ln112_5_reg_5485 <= and_ln112_5_fu_2483_p2;
        icmp_ln112_12_reg_5490 <= icmp_ln112_12_fu_2522_p2;
        icmp_ln112_13_reg_5495 <= icmp_ln112_13_fu_2528_p2;
        icmp_ln112_14_reg_5500 <= icmp_ln112_14_fu_2534_p2;
        icmp_ln112_15_reg_5505 <= icmp_ln112_15_fu_2540_p2;
        tmp_26_reg_5515 <= tmp_26_fu_2546_p10;
        tmp_28_reg_5520 <= tmp_28_fu_2559_p10;
        tmp_30_reg_5530 <= tmp_30_fu_2572_p10;
        tmp_31_reg_5535 <= tmp_31_fu_2585_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln112_1_reg_5475_pp0_iter1_reg <= and_ln112_1_reg_5475;
        and_ln112_3_reg_5480_pp0_iter1_reg <= and_ln112_3_reg_5480;
        and_ln112_3_reg_5480_pp0_iter2_reg <= and_ln112_3_reg_5480_pp0_iter1_reg;
        and_ln112_5_reg_5485_pp0_iter1_reg <= and_ln112_5_reg_5485;
        and_ln112_5_reg_5485_pp0_iter2_reg <= and_ln112_5_reg_5485_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        d1_1_reg_5677 <= grp_fu_9084_p_dout0;
        d1_2_reg_5697 <= grp_fu_1646_p2;
        d2_1_reg_5682 <= grp_fu_1634_p2;
        d2_2_reg_5702 <= grp_fu_1650_p2;
        sub75_1_reg_5687 <= grp_fu_1638_p2;
        sub75_2_reg_5707 <= grp_fu_1654_p2;
        sub87_1_reg_5692 <= grp_fu_1642_p2;
        sub87_2_reg_5712 <= grp_fu_1658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        d1_3_reg_5717 <= grp_fu_9084_p_dout0;
        d2_3_reg_5722 <= grp_fu_1634_p2;
        sub75_3_reg_5727 <= grp_fu_1638_p2;
        sub87_3_reg_5732 <= grp_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d1_4_reg_5737 <= grp_fu_9084_p_dout0;
        d2_4_reg_5742 <= grp_fu_1634_p2;
        d_5_reg_5757 <= grp_fu_1646_p2;
        sub75_4_reg_5747 <= grp_fu_1638_p2;
        sub87_4_reg_5752 <= grp_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d1_reg_5645 <= grp_fu_1634_p2;
        d2_reg_5650 <= grp_fu_1638_p2;
        d_2_reg_5665 <= grp_fu_1654_p2;
        d_3_reg_5671 <= grp_fu_1658_p2;
        d_reg_5639 <= grp_fu_9084_p_dout0;
        sub2_reg_5660 <= grp_fu_1646_p2;
        sub_reg_5655 <= grp_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        d_6_reg_5788 <= grp_fu_9084_p_dout0;
        mul_4_reg_5783 <= grp_fu_9090_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_7_reg_5799 <= grp_fu_9084_p_dout0;
        mul_5_reg_5794 <= grp_fu_9090_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        distance_1_reg_5956 <= grp_fu_1642_p2;
        tmp_82_reg_5961 <= grp_fu_9105_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter4_reg == 1'd1))) begin
        distance_2_reg_5991 <= grp_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter5_reg == 1'd1))) begin
        distance_3_reg_6001 <= grp_fu_1650_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter6_reg == 1'd1))) begin
        distance_4_reg_6016 <= grp_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter7_reg == 1'd1))) begin
        distance_5_reg_6033 <= grp_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter8_reg == 1'd1))) begin
        distance_6_reg_6038 <= grp_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        distance_reg_5822 <= grp_fu_1638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_real_3_reg_5107 <= merge_1_1_fu_448;
        i_real_3_reg_5107_pp0_iter10_reg <= i_real_3_reg_5107_pp0_iter9_reg;
        i_real_3_reg_5107_pp0_iter11_reg <= i_real_3_reg_5107_pp0_iter10_reg;
        i_real_3_reg_5107_pp0_iter1_reg <= i_real_3_reg_5107;
        i_real_3_reg_5107_pp0_iter2_reg <= i_real_3_reg_5107_pp0_iter1_reg;
        i_real_3_reg_5107_pp0_iter3_reg <= i_real_3_reg_5107_pp0_iter2_reg;
        i_real_3_reg_5107_pp0_iter4_reg <= i_real_3_reg_5107_pp0_iter3_reg;
        i_real_3_reg_5107_pp0_iter5_reg <= i_real_3_reg_5107_pp0_iter4_reg;
        i_real_3_reg_5107_pp0_iter6_reg <= i_real_3_reg_5107_pp0_iter5_reg;
        i_real_3_reg_5107_pp0_iter7_reg <= i_real_3_reg_5107_pp0_iter6_reg;
        i_real_3_reg_5107_pp0_iter8_reg <= i_real_3_reg_5107_pp0_iter7_reg;
        i_real_3_reg_5107_pp0_iter9_reg <= i_real_3_reg_5107_pp0_iter8_reg;
        icmp_ln1027_reg_5122 <= icmp_ln1027_fu_1785_p2;
        icmp_ln1027_reg_5122_pp0_iter10_reg <= icmp_ln1027_reg_5122_pp0_iter9_reg;
        icmp_ln1027_reg_5122_pp0_iter11_reg <= icmp_ln1027_reg_5122_pp0_iter10_reg;
        icmp_ln1027_reg_5122_pp0_iter1_reg <= icmp_ln1027_reg_5122;
        icmp_ln1027_reg_5122_pp0_iter2_reg <= icmp_ln1027_reg_5122_pp0_iter1_reg;
        icmp_ln1027_reg_5122_pp0_iter3_reg <= icmp_ln1027_reg_5122_pp0_iter2_reg;
        icmp_ln1027_reg_5122_pp0_iter4_reg <= icmp_ln1027_reg_5122_pp0_iter3_reg;
        icmp_ln1027_reg_5122_pp0_iter5_reg <= icmp_ln1027_reg_5122_pp0_iter4_reg;
        icmp_ln1027_reg_5122_pp0_iter6_reg <= icmp_ln1027_reg_5122_pp0_iter5_reg;
        icmp_ln1027_reg_5122_pp0_iter7_reg <= icmp_ln1027_reg_5122_pp0_iter6_reg;
        icmp_ln1027_reg_5122_pp0_iter8_reg <= icmp_ln1027_reg_5122_pp0_iter7_reg;
        icmp_ln1027_reg_5122_pp0_iter9_reg <= icmp_ln1027_reg_5122_pp0_iter8_reg;
        k_real_5_reg_5115 <= k_real_4_fu_452;
        k_real_5_reg_5115_pp0_iter10_reg <= k_real_5_reg_5115_pp0_iter9_reg;
        k_real_5_reg_5115_pp0_iter1_reg <= k_real_5_reg_5115;
        k_real_5_reg_5115_pp0_iter2_reg <= k_real_5_reg_5115_pp0_iter1_reg;
        k_real_5_reg_5115_pp0_iter3_reg <= k_real_5_reg_5115_pp0_iter2_reg;
        k_real_5_reg_5115_pp0_iter4_reg <= k_real_5_reg_5115_pp0_iter3_reg;
        k_real_5_reg_5115_pp0_iter5_reg <= k_real_5_reg_5115_pp0_iter4_reg;
        k_real_5_reg_5115_pp0_iter6_reg <= k_real_5_reg_5115_pp0_iter5_reg;
        k_real_5_reg_5115_pp0_iter7_reg <= k_real_5_reg_5115_pp0_iter6_reg;
        k_real_5_reg_5115_pp0_iter8_reg <= k_real_5_reg_5115_pp0_iter7_reg;
        k_real_5_reg_5115_pp0_iter9_reg <= k_real_5_reg_5115_pp0_iter8_reg;
        mul_7_reg_5914_pp0_iter4_reg <= mul_7_reg_5914;
        mul_7_reg_5914_pp0_iter5_reg <= mul_7_reg_5914_pp0_iter4_reg;
        mul_7_reg_5914_pp0_iter6_reg <= mul_7_reg_5914_pp0_iter5_reg;
        mul_7_reg_5914_pp0_iter7_reg <= mul_7_reg_5914_pp0_iter6_reg;
        mul_7_reg_5914_pp0_iter8_reg <= mul_7_reg_5914_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_reg_5630 <= icmp_ln1019_fu_3071_p2;
        tmp_42_reg_5620 <= tmp_42_fu_3045_p10;
        tmp_43_reg_5625 <= tmp_43_fu_3058_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_reg_5630_pp0_iter10_reg <= icmp_ln1019_reg_5630_pp0_iter9_reg;
        icmp_ln1019_reg_5630_pp0_iter11_reg <= icmp_ln1019_reg_5630_pp0_iter10_reg;
        icmp_ln1019_reg_5630_pp0_iter2_reg <= icmp_ln1019_reg_5630;
        icmp_ln1019_reg_5630_pp0_iter3_reg <= icmp_ln1019_reg_5630_pp0_iter2_reg;
        icmp_ln1019_reg_5630_pp0_iter4_reg <= icmp_ln1019_reg_5630_pp0_iter3_reg;
        icmp_ln1019_reg_5630_pp0_iter5_reg <= icmp_ln1019_reg_5630_pp0_iter4_reg;
        icmp_ln1019_reg_5630_pp0_iter6_reg <= icmp_ln1019_reg_5630_pp0_iter5_reg;
        icmp_ln1019_reg_5630_pp0_iter7_reg <= icmp_ln1019_reg_5630_pp0_iter6_reg;
        icmp_ln1019_reg_5630_pp0_iter8_reg <= icmp_ln1019_reg_5630_pp0_iter7_reg;
        icmp_ln1019_reg_5630_pp0_iter9_reg <= icmp_ln1019_reg_5630_pp0_iter8_reg;
        mul_5_reg_5794_pp0_iter3_reg <= mul_5_reg_5794;
        mul_5_reg_5794_pp0_iter4_reg <= mul_5_reg_5794_pp0_iter3_reg;
        mul_5_reg_5794_pp0_iter5_reg <= mul_5_reg_5794_pp0_iter4_reg;
        mul_5_reg_5794_pp0_iter6_reg <= mul_5_reg_5794_pp0_iter5_reg;
        mul_5_reg_5794_pp0_iter7_reg <= mul_5_reg_5794_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln112_10_reg_5404 <= icmp_ln112_10_fu_2315_p2;
        icmp_ln112_11_reg_5409 <= icmp_ln112_11_fu_2321_p2;
        icmp_ln112_4_reg_5369 <= icmp_ln112_4_fu_2245_p2;
        icmp_ln112_5_reg_5374 <= icmp_ln112_5_fu_2251_p2;
        icmp_ln112_6_reg_5379 <= icmp_ln112_6_fu_2257_p2;
        icmp_ln112_7_reg_5384 <= icmp_ln112_7_fu_2263_p2;
        icmp_ln112_8_reg_5394 <= icmp_ln112_8_fu_2303_p2;
        icmp_ln112_9_reg_5399 <= icmp_ln112_9_fu_2309_p2;
        tmp_20_reg_5419 <= tmp_20_fu_2327_p10;
        tmp_22_reg_5424 <= tmp_22_fu_2340_p10;
        tmp_24_reg_5429 <= tmp_24_fu_2353_p10;
        tmp_25_reg_5434 <= tmp_25_fu_2366_p10;
        tmp_39_reg_5439 <= tmp_39_fu_2379_p10;
        tmp_41_reg_5448 <= tmp_41_fu_2392_p10;
        tmp_45_reg_5457 <= tmp_45_fu_2405_p10;
        tmp_47_reg_5466 <= tmp_47_fu_2418_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln112_1_reg_5275 <= icmp_ln112_1_fu_2063_p2;
        icmp_ln112_2_reg_5280 <= icmp_ln112_2_fu_2069_p2;
        icmp_ln112_3_reg_5285 <= icmp_ln112_3_fu_2075_p2;
        icmp_ln112_reg_5270 <= icmp_ln112_fu_2057_p2;
        tmp_10_reg_5295 <= tmp_10_fu_2094_p10;
        tmp_14_reg_5300 <= tmp_14_fu_2107_p10;
        tmp_16_reg_5305 <= tmp_16_fu_2120_p10;
        tmp_21_reg_5310 <= tmp_21_fu_2133_p10;
        tmp_23_reg_5319 <= tmp_23_fu_2146_p10;
        tmp_27_reg_5328 <= tmp_27_fu_2159_p10;
        tmp_29_reg_5337 <= tmp_29_fu_2172_p10;
        tmp_33_reg_5346 <= tmp_33_fu_2185_p10;
        tmp_35_reg_5355 <= tmp_35_fu_2198_p10;
        tmp_3_reg_5290 <= tmp_3_fu_2081_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        merge_1_4_reg_6084 <= merge_1_fu_436;
        merge_2_1_reg_6091 <= merge_2_fu_440;
        overlap_7_reg_6021_pp0_iter8_reg <= overlap_7_reg_6021;
        overlap_7_reg_6021_pp0_iter9_reg <= overlap_7_reg_6021_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_1_reg_5768 <= grp_fu_1667_p2;
        mul_reg_5763 <= grp_fu_9090_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_2_reg_5773 <= grp_fu_9090_p_dout0;
        mul_3_reg_5778 <= grp_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_reg_5810 <= grp_fu_9090_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_reg_5810_pp0_iter3_reg <= mul_6_reg_5810;
        mul_6_reg_5810_pp0_iter4_reg <= mul_6_reg_5810_pp0_iter3_reg;
        mul_6_reg_5810_pp0_iter5_reg <= mul_6_reg_5810_pp0_iter4_reg;
        mul_6_reg_5810_pp0_iter6_reg <= mul_6_reg_5810_pp0_iter5_reg;
        mul_6_reg_5810_pp0_iter7_reg <= mul_6_reg_5810_pp0_iter6_reg;
        ov_19_reg_5941_pp0_iter4_reg <= ov_19_reg_5941;
        ov_23_reg_5946_pp0_iter4_reg <= ov_23_reg_5946;
        ov_23_reg_5946_pp0_iter5_reg <= ov_23_reg_5946_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_7_reg_5914 <= grp_fu_9090_p_dout0;
        tmp_67_reg_5902 <= grp_fu_9095_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ov_10_reg_5834 <= ov_10_fu_3129_p3;
        ov_6_reg_5827 <= ov_6_fu_3123_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ov_11_reg_5883 <= ov_11_fu_3277_p3;
        ov_18_reg_5888 <= ov_18_fu_3284_p3;
        ov_22_reg_5895 <= ov_22_fu_3289_p3;
        ov_7_reg_5878 <= ov_7_fu_3230_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_14_reg_5866 <= ov_14_fu_3183_p3;
        ov_32_reg_5851 <= ov_32_fu_3176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        ov_15_reg_5926 <= ov_15_fu_3350_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_9_reg_5550_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ov_16_reg_5846 <= grp_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln112_9_reg_5550_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_17_reg_5873 <= grp_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        ov_19_reg_5941 <= ov_19_fu_3397_p3;
        ov_23_reg_5946 <= ov_23_fu_3444_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ov_26_reg_5907 <= ov_26_fu_3296_p3;
        ov_30_reg_5919 <= ov_30_fu_3303_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        ov_27_reg_5966 <= ov_27_fu_3491_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_2_reg_5815 <= ov_2_fu_3116_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        ov_31_reg_5976 <= ov_31_fu_3538_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_3_reg_5480_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_4_reg_5805 <= grp_fu_1654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        overlap_1_reg_5951 <= grp_fu_9090_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        overlap_2_reg_5981 <= grp_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1027_reg_5122_pp0_iter4_reg == 1'd1))) begin
        overlap_3_reg_5986 <= grp_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter4_reg == 1'd1))) begin
        overlap_4_reg_5996 <= grp_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter5_reg == 1'd1))) begin
        overlap_5_reg_6006 <= grp_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1027_reg_5122_pp0_iter6_reg == 1'd1))) begin
        overlap_6_reg_6011 <= grp_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_5122_pp0_iter7_reg == 1'd1))) begin
        overlap_7_reg_6021 <= grp_fu_9090_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1027_reg_5122_pp0_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1686 <= grp_fu_1650_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_11_reg_5565_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_11_reg_5565_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1692 <= grp_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_11_reg_5565) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_11_reg_5565) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1698 <= grp_fu_9084_p_dout0;
        reg_1703 <= grp_fu_1634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_13_reg_5590) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_13_reg_5590) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1708 <= grp_fu_9084_p_dout0;
        reg_1713 <= grp_fu_1634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_15_reg_5615) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_15_reg_5615) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1718 <= grp_fu_1634_p2;
        reg_1723 <= grp_fu_1638_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_3_reg_5480_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'd0 == and_ln112_1_reg_5475_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_1_reg_5475_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1728 <= grp_fu_1650_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_5_reg_5485_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_5_reg_5485_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1732 <= grp_fu_1654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_15_reg_5615_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln112_7_reg_5545_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_7_reg_5545_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln112_15_reg_5615_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1736 <= grp_fu_1638_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_13_reg_5590_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'd1 == and_ln112_13_reg_5590_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1740 <= grp_fu_1634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_5122_pp0_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sc_2_reg_6043 <= sc_2_fu_3599_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1))) begin
        score_load_reg_6076 <= score_fu_444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_fu_1785_p2 == 1'd1))) begin
        tmp_11_reg_5223 <= tmp_11_fu_1925_p10;
        tmp_12_reg_5232 <= tmp_12_fu_1939_p10;
        tmp_13_reg_5237 <= tmp_13_fu_1953_p10;
        tmp_15_reg_5242 <= tmp_15_fu_1967_p10;
        tmp_17_reg_5251 <= tmp_17_fu_1981_p10;
        tmp_18_reg_5260 <= tmp_18_fu_1995_p10;
        tmp_19_reg_5265 <= tmp_19_fu_2009_p10;
        tmp_1_reg_5204 <= tmp_1_fu_1883_p10;
        tmp_2_reg_5209 <= tmp_2_fu_1897_p10;
        tmp_4_reg_5214 <= tmp_4_fu_1911_p10;
        tmp_5_reg_5171 <= tmp_5_fu_1813_p10;
        tmp_6_reg_5176 <= tmp_6_fu_1827_p10;
        tmp_7_reg_5181 <= tmp_7_fu_1841_p10;
        tmp_8_reg_5190 <= tmp_8_fu_1855_p10;
        tmp_9_reg_5195 <= tmp_9_fu_1869_p10;
        tmp_s_reg_5146 <= tmp_s_fu_1795_p10;
        trunc_ln104_1_reg_5151 <= trunc_ln104_1_fu_1809_p1;
        trunc_ln104_reg_5126 <= trunc_ln104_fu_1791_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_50_reg_5364 <= grp_fu_9095_p_dout0;
        tmp_55_reg_5389 <= grp_fu_9100_p_dout0;
        tmp_60_reg_5414 <= grp_fu_9105_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_52_reg_5841 <= grp_fu_9095_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_57_reg_5856 <= grp_fu_9095_p_dout0;
        tmp_62_reg_5861 <= grp_fu_9100_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_65_reg_5510 <= grp_fu_9095_p_dout0;
        tmp_70_reg_5525 <= grp_fu_9100_p_dout0;
        tmp_75_reg_5540 <= grp_fu_9105_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        tmp_72_reg_5931 <= grp_fu_9095_p_dout0;
        tmp_77_reg_5936 <= grp_fu_9100_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_80_reg_5570 <= grp_fu_9095_p_dout0;
        tmp_85_reg_5575 <= grp_fu_9100_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1))) begin
        tmp_87_reg_5971 <= grp_fu_9100_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter7_reg == 1'd1))) begin
        tmp_89_reg_6028 <= grp_fu_9105_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1))) begin
        tmp_92_reg_6057 <= grp_fu_9105_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_5122_pp0_iter11_reg == 1'd1))) begin
        tmp_95_reg_6097 <= grp_fu_9105_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1))) begin
        tmp_other_4_reg_6062 <= tmp_other_4_fu_3706_p3;
        tmp_score_4_reg_6068 <= tmp_score_4_fu_3713_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1))) begin
        tmp_score_load_reg_6050 <= tmp_score_fu_456;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_5122 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_5122_pp0_iter11_reg == 1'd0))) begin
        ap_condition_exit_pp0_iter11_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter11_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to11 = 1'b1;
    end else begin
        ap_idle_pp0_1to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1630_p0 = tmp_42_reg_5620;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1630_p0 = tmp_36_reg_5595;
    end else if (((1'd0 == and_ln112_13_reg_5590) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1630_p0 = tmp_40_reg_5585;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (1'd1 == and_ln112_13_reg_5590) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1630_p0 = tmp_38_reg_5580;
    end else if (((1'd0 == and_ln112_11_reg_5565) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1630_p0 = tmp_34_reg_5560;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (1'd1 == and_ln112_11_reg_5565) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1630_p0 = tmp_32_reg_5555;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1630_p0 = tmp_26_reg_5515;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1630_p0 = tmp_20_reg_5419;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1630_p0 = tmp_3_reg_5290;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1630_p0 = tmp_s_reg_5146;
    end else begin
        grp_fu_1630_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1630_p1 = tmp_43_reg_5625;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1630_p1 = tmp_37_reg_5600;
    end else if (((1'd0 == and_ln112_13_reg_5590) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1630_p1 = tmp_41_reg_5448;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (1'd1 == and_ln112_13_reg_5590) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1630_p1 = tmp_39_reg_5439;
    end else if (((1'd0 == and_ln112_11_reg_5565) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1630_p1 = tmp_35_reg_5355;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (1'd1 == and_ln112_11_reg_5565) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1630_p1 = tmp_33_reg_5346;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1630_p1 = tmp_27_reg_5328;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1630_p1 = tmp_21_reg_5310;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1630_p1 = tmp_4_reg_5214;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1630_p1 = tmp_5_reg_5171;
    end else begin
        grp_fu_1630_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_13_reg_5590_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_13_reg_5590_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1634_p0 = reg_1708;
    end else if (((1'd0 == and_ln112_15_reg_5615) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1634_p0 = tmp_46_reg_5610;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln112_15_reg_5615) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1634_p0 = tmp_44_reg_5605;
    end else if (((1'd0 == and_ln112_13_reg_5590) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1634_p0 = tmp_39_reg_5439;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (1'd1 == and_ln112_13_reg_5590) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1634_p0 = tmp_41_reg_5448;
    end else if (((1'd0 == and_ln112_11_reg_5565) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1634_p0 = tmp_33_reg_5346;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (1'd1 == and_ln112_11_reg_5565) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1634_p0 = tmp_35_reg_5355;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1634_p0 = tmp_28_reg_5520;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1634_p0 = tmp_22_reg_5424;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1634_p0 = tmp_10_reg_5295;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1634_p0 = tmp_6_reg_5176;
    end else begin
        grp_fu_1634_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_13_reg_5590_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_13_reg_5590_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1634_p1 = reg_1713;
    end else if (((1'd0 == and_ln112_15_reg_5615) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1634_p1 = tmp_47_reg_5466;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln112_15_reg_5615) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1634_p1 = tmp_45_reg_5457;
    end else if (((1'd0 == and_ln112_13_reg_5590) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1634_p1 = tmp_41_reg_5448;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (1'd1 == and_ln112_13_reg_5590) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1634_p1 = tmp_39_reg_5439;
    end else if (((1'd0 == and_ln112_11_reg_5565) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1634_p1 = tmp_35_reg_5355;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (1'd1 == and_ln112_11_reg_5565) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1634_p1 = tmp_33_reg_5346;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1634_p1 = tmp_29_reg_5337;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1634_p1 = tmp_23_reg_5319;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1634_p1 = tmp_11_reg_5223;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1634_p1 = tmp_7_reg_5181;
    end else begin
        grp_fu_1634_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_15_reg_5615) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (1'd1 == and_ln112_15_reg_5615) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_15_reg_5615_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_5545_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'd0 == and_ln112_15_reg_5615_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd0 == and_ln112_7_reg_5545_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1638_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage6_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1638_opcode = 2'd0;
    end else begin
        grp_fu_1638_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_15_reg_5615_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_15_reg_5615_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1638_p0 = reg_1718;
    end else if (((1'd0 == and_ln112_7_reg_5545_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1638_p0 = d2_3_reg_5722;
    end else if (((1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_5545_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1638_p0 = d1_3_reg_5717;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1638_p0 = mul_reg_5763;
    end else if (((1'd0 == and_ln112_15_reg_5615) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1638_p0 = tmp_45_reg_5457;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln112_15_reg_5615) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1638_p0 = tmp_47_reg_5466;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1638_p0 = tmp_29_reg_5337;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1638_p0 = tmp_23_reg_5319;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1638_p0 = tmp_11_reg_5223;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1638_p0 = tmp_8_reg_5190;
    end else begin
        grp_fu_1638_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_15_reg_5615_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_15_reg_5615_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1638_p1 = reg_1723;
    end else if (((1'd0 == and_ln112_7_reg_5545_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1638_p1 = sub87_3_reg_5732;
    end else if (((1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_5545_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1638_p1 = sub75_3_reg_5727;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1638_p1 = 32'd0;
    end else if (((1'd0 == and_ln112_15_reg_5615) & (icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1638_p1 = tmp_47_reg_5466;
    end else if (((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln112_15_reg_5615) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1638_p1 = tmp_45_reg_5457;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1638_p1 = tmp_27_reg_5328;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1638_p1 = tmp_21_reg_5310;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1638_p1 = tmp_4_reg_5214;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1638_p1 = tmp_9_reg_5195;
    end else begin
        grp_fu_1638_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln112_9_reg_5550_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_9_reg_5550_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1642_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter6_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (icmp_ln1027_reg_5122_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1642_opcode = 2'd0;
    end else begin
        grp_fu_1642_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1642_p0 = distance_4_reg_6016;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1642_p0 = distance_reg_5822;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1642_p0 = d2_4_reg_5742;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1642_p0 = d1_4_reg_5737;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1642_p0 = tmp_27_reg_5328;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1642_p0 = tmp_21_reg_5310;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1642_p0 = tmp_4_reg_5214;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1642_p0 = tmp_9_reg_5195;
    end else begin
        grp_fu_1642_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1642_p1 = mul_5_reg_5794_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1642_p1 = mul_1_reg_5768_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1642_p1 = sub87_4_reg_5752;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1642_p1 = sub75_4_reg_5747;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1642_p1 = tmp_29_reg_5337;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1642_p1 = tmp_23_reg_5319;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1642_p1 = tmp_11_reg_5223;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1642_p1 = tmp_7_reg_5181;
    end else begin
        grp_fu_1642_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_11_reg_5565_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln112_11_reg_5565_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1646_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter7_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1027_reg_5122_pp0_iter5_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1)))) begin
        grp_fu_1646_opcode = 2'd0;
    end else begin
        grp_fu_1646_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1646_p0 = distance_5_reg_6033;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1646_p0 = distance_3_reg_6001;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1646_p0 = distance_1_reg_5956;
    end else if ((((1'd0 == and_ln112_11_reg_5565_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_11_reg_5565_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1646_p0 = reg_1698;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1646_p0 = tmp_30_reg_5530;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1646_p0 = tmp_24_reg_5429;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1646_p0 = tmp_14_reg_5300;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1646_p0 = tmp_7_reg_5181;
    end else begin
        grp_fu_1646_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1646_p1 = mul_6_reg_5810_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1646_p1 = mul_4_reg_5783_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1646_p1 = mul_2_reg_5773_pp0_iter2_reg;
    end else if ((((1'd0 == and_ln112_11_reg_5565_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln112_11_reg_5565_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1646_p1 = reg_1703;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1646_p1 = tmp_31_reg_5535;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1646_p1 = tmp_25_reg_5434;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1646_p1 = tmp_15_reg_5242;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1646_p1 = tmp_9_reg_5195;
    end else begin
        grp_fu_1646_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_3_reg_5480_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_1_reg_5475) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'd0 == and_ln112_1_reg_5475) & (1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1650_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter8_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter4_reg == 1'd1)))) begin
        grp_fu_1650_opcode = 2'd0;
    end else begin
        grp_fu_1650_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1650_p0 = distance_6_reg_6038;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1650_p0 = distance_2_reg_5991;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1650_p0 = d2_1_reg_5682;
    end else if (((1'd0 == and_ln112_1_reg_5475) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1650_p0 = d2_reg_5650;
    end else if (((1'b0 == ap_block_pp0_stage4) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_1_reg_5475) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1650_p0 = d1_reg_5645;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1650_p0 = tmp_16_reg_5305;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1650_p0 = tmp_1_reg_5204;
    end else begin
        grp_fu_1650_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1650_p1 = mul_7_reg_5914_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1650_p1 = mul_3_reg_5778_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1650_p1 = sub87_1_reg_5692;
    end else if (((1'd0 == and_ln112_1_reg_5475) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1650_p1 = sub2_reg_5660;
    end else if (((1'b0 == ap_block_pp0_stage4) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_1_reg_5475) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1650_p1 = sub_reg_5655;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1650_p1 = tmp_17_reg_5251;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1650_p1 = tmp_2_reg_5209;
    end else begin
        grp_fu_1650_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln112_5_reg_5485_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1654_p0 = d2_2_reg_5702;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_5_reg_5485_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1654_p0 = d1_2_reg_5697;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1654_p0 = d1_1_reg_5677;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1654_p0 = tmp_17_reg_5251;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1654_p0 = tmp_12_reg_5232;
    end else begin
        grp_fu_1654_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln112_5_reg_5485_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1654_p1 = sub87_2_reg_5712;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_5_reg_5485_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1654_p1 = sub75_2_reg_5707;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1654_p1 = sub75_1_reg_5687;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1654_p1 = tmp_15_reg_5242;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1654_p1 = tmp_13_reg_5237;
    end else begin
        grp_fu_1654_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1658_p0 = tmp_15_reg_5242;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1658_p0 = tmp_18_reg_5260;
        end else begin
            grp_fu_1658_p0 = 'bx;
        end
    end else begin
        grp_fu_1658_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1658_p1 = tmp_17_reg_5251;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1658_p1 = tmp_19_reg_5265;
        end else begin
            grp_fu_1658_p1 = 'bx;
        end
    end else begin
        grp_fu_1658_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1663_p0 = overlap_6_reg_6011;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1663_p0 = ov_32_reg_5851;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1663_p0 = d_7_reg_5799;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1663_p0 = d_6_reg_5788;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1663_p0 = d_5_reg_5757;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1663_p0 = reg_1692;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1663_p0 = d_2_reg_5665;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1663_p0 = d_reg_5639;
    end else begin
        grp_fu_1663_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1663_p1 = ov_31_reg_5976_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1663_p1 = ov_7_reg_5878;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1663_p1 = d_7_reg_5799;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1663_p1 = d_6_reg_5788;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1663_p1 = d_5_reg_5757;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1663_p1 = reg_1692;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1663_p1 = d_2_reg_5665;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1663_p1 = d_reg_5639;
    end else begin
        grp_fu_1663_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1667_p0 = overlap_5_reg_6006;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1667_p0 = overlap_4_reg_5996;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1667_p0 = overlap_3_reg_5986;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1667_p0 = overlap_2_reg_5981;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1667_p0 = overlap_1_reg_5951;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1667_p0 = d_3_reg_5671;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1667_p0 = reg_1686;
    end else begin
        grp_fu_1667_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1667_p1 = ov_27_reg_5966_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1667_p1 = ov_23_reg_5946_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1667_p1 = ov_19_reg_5941_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1667_p1 = ov_15_reg_5926;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1667_p1 = ov_11_reg_5883;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1667_p1 = d_3_reg_5671;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1667_p1 = reg_1686;
    end else begin
        grp_fu_1667_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1671_p0 = ov_18_reg_5888;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1671_p0 = ov_14_reg_5866;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1671_p0 = ov_6_reg_5827;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1671_p0 = ov_2_reg_5815;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1671_p0 = tmp_39_reg_5439;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1671_p0 = tmp_21_reg_5310;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1671_p0 = tmp_7_reg_5181;
    end else begin
        grp_fu_1671_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1671_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1671_p1 = tmp_41_reg_5448;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1671_p1 = tmp_23_reg_5319;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1671_p1 = tmp_9_reg_5195;
    end else begin
        grp_fu_1671_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1675_p0 = ov_30_reg_5919;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1675_p0 = ov_22_reg_5895;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1675_p0 = ov_10_reg_5834;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1675_p0 = tmp_45_reg_5457;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1675_p0 = tmp_27_reg_5328;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1675_p0 = tmp_4_reg_5214;
    end else begin
        grp_fu_1675_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1675_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1675_p1 = tmp_47_reg_5466;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1675_p1 = tmp_29_reg_5337;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1675_p1 = tmp_11_reg_5223;
    end else begin
        grp_fu_1675_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1027_reg_5122_pp0_iter10_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1027_reg_5122_pp0_iter7_reg == 1'd1)))) begin
        grp_fu_1679_opcode = 5'd2;
    end else if ((((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_5122 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1027_reg_5122_pp0_iter3_reg == 1'd1)))) begin
        grp_fu_1679_opcode = 5'd4;
    end else begin
        grp_fu_1679_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1679_p0 = tmp_score_4_reg_6068;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1679_p0 = sc_2_reg_6043;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1679_p0 = overlap_7_reg_6021;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1679_p0 = ov_26_reg_5907;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1679_p0 = tmp_33_reg_5346;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1679_p0 = tmp_15_reg_5242;
    end else begin
        grp_fu_1679_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1679_p1 = score_fu_444;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1679_p1 = tmp_score_fu_456;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1679_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1679_p1 = tmp_35_reg_5355;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1679_p1 = tmp_17_reg_5251;
    end else begin
        grp_fu_1679_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_5122_pp0_iter11_reg == 1'd0))) begin
        merge_1_out_ap_vld = 1'b1;
    end else begin
        merge_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_5122_pp0_iter11_reg == 1'd0))) begin
        merge_2_out_ap_vld = 1'b1;
    end else begin
        merge_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to11 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln112_10_fu_2794_p2 = (or_ln112_11_fu_2788_p2 & or_ln112_10_fu_2770_p2);

assign and_ln112_11_fu_2800_p2 = (tmp_75_reg_5540 & and_ln112_10_fu_2794_p2);

assign and_ln112_12_fu_2901_p2 = (or_ln112_13_fu_2895_p2 & or_ln112_12_fu_2877_p2);

assign and_ln112_13_fu_2907_p2 = (tmp_80_reg_5570 & and_ln112_12_fu_2901_p2);

assign and_ln112_14_fu_3034_p2 = (or_ln112_15_fu_3028_p2 & or_ln112_14_fu_3010_p2);

assign and_ln112_15_fu_3040_p2 = (tmp_85_reg_5575 & and_ln112_14_fu_3034_p2);

assign and_ln112_1_fu_2444_p2 = (or_ln112_fu_2431_p2 & and_ln112_fu_2439_p2);

assign and_ln112_2_fu_2458_p2 = (tmp_55_reg_5389 & or_ln112_3_fu_2454_p2);

assign and_ln112_3_fu_2463_p2 = (or_ln112_2_fu_2450_p2 & and_ln112_2_fu_2458_p2);

assign and_ln112_4_fu_2477_p2 = (or_ln112_5_fu_2473_p2 & or_ln112_4_fu_2469_p2);

assign and_ln112_5_fu_2483_p2 = (tmp_60_reg_5414 & and_ln112_4_fu_2477_p2);

assign and_ln112_6_fu_2606_p2 = (or_ln112_7_fu_2602_p2 & or_ln112_6_fu_2598_p2);

assign and_ln112_7_fu_2612_p2 = (tmp_65_reg_5510 & and_ln112_6_fu_2606_p2);

assign and_ln112_8_fu_2687_p2 = (or_ln112_9_fu_2681_p2 & or_ln112_8_fu_2663_p2);

assign and_ln112_9_fu_2693_p2 = (tmp_70_reg_5525 & and_ln112_8_fu_2687_p2);

assign and_ln112_fu_2439_p2 = (tmp_50_reg_5364 & or_ln112_1_fu_2435_p2);

assign and_ln116_1_fu_3225_p2 = (tmp_57_reg_5856 & or_ln116_1_fu_3219_p2);

assign and_ln116_2_fu_3272_p2 = (tmp_62_reg_5861 & or_ln116_2_fu_3266_p2);

assign and_ln116_3_fu_3345_p2 = (tmp_67_reg_5902 & or_ln116_3_fu_3339_p2);

assign and_ln116_4_fu_3392_p2 = (tmp_72_reg_5931 & or_ln116_4_fu_3386_p2);

assign and_ln116_5_fu_3439_p2 = (tmp_77_reg_5936 & or_ln116_5_fu_3433_p2);

assign and_ln116_6_fu_3486_p2 = (tmp_82_reg_5961 & or_ln116_6_fu_3480_p2);

assign and_ln116_7_fu_3533_p2 = (tmp_87_reg_5971 & or_ln116_7_fu_3527_p2);

assign and_ln116_fu_3171_p2 = (tmp_52_reg_5841 & or_ln116_fu_3165_p2);

assign and_ln122_fu_3580_p2 = (tmp_89_reg_6028_pp0_iter9_reg & or_ln122_fu_3574_p2);

assign and_ln130_1_fu_3695_p2 = (tmp_92_reg_6057 & and_ln130_fu_3689_p2);

assign and_ln130_fu_3689_p2 = (or_ln130_2_fu_3683_p2 & or_ln130_1_fu_3665_p2);

assign and_ln139_1_fu_3844_p2 = (tmp_95_reg_6097 & and_ln139_fu_3838_p2);

assign and_ln139_fu_3838_p2 = (or_ln139_2_fu_3832_p2 & or_ln139_1_fu_3814_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage5_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage6_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage7_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln112_10_fu_2724_p1 = tmp_33_reg_5346;

assign bitcast_ln112_11_fu_2741_p1 = tmp_35_reg_5355;

assign bitcast_ln112_12_fu_2831_p1 = tmp_39_reg_5439;

assign bitcast_ln112_13_fu_2848_p1 = tmp_41_reg_5448;

assign bitcast_ln112_14_fu_2964_p1 = tmp_45_reg_5457;

assign bitcast_ln112_15_fu_2981_p1 = tmp_47_reg_5466;

assign bitcast_ln112_1_fu_2040_p1 = tmp_9_reg_5195;

assign bitcast_ln112_2_fu_2211_p1 = tmp_4_reg_5214;

assign bitcast_ln112_3_fu_2228_p1 = tmp_11_reg_5223;

assign bitcast_ln112_4_fu_2269_p1 = tmp_15_reg_5242;

assign bitcast_ln112_5_fu_2286_p1 = tmp_17_reg_5251;

assign bitcast_ln112_6_fu_2488_p1 = tmp_21_reg_5310;

assign bitcast_ln112_7_fu_2505_p1 = tmp_23_reg_5319;

assign bitcast_ln112_8_fu_2617_p1 = tmp_27_reg_5328;

assign bitcast_ln112_9_fu_2634_p1 = tmp_29_reg_5337;

assign bitcast_ln112_fu_2023_p1 = tmp_7_reg_5181;

assign bitcast_ln116_1_fu_3190_p1 = ov_6_reg_5827;

assign bitcast_ln116_2_fu_3237_p1 = ov_10_reg_5834;

assign bitcast_ln116_3_fu_3310_p1 = ov_14_reg_5866;

assign bitcast_ln116_4_fu_3357_p1 = ov_18_reg_5888;

assign bitcast_ln116_5_fu_3404_p1 = ov_22_reg_5895;

assign bitcast_ln116_6_fu_3451_p1 = ov_26_reg_5907;

assign bitcast_ln116_7_fu_3498_p1 = ov_30_reg_5919;

assign bitcast_ln116_fu_3136_p1 = ov_2_reg_5815;

assign bitcast_ln122_fu_3545_p1 = overlap_7_reg_6021_pp0_iter9_reg;

assign bitcast_ln126_fu_3585_p1 = reg_1686;

assign bitcast_ln130_1_fu_3636_p1 = tmp_score_load_reg_6050;

assign bitcast_ln130_fu_3619_p1 = sc_2_reg_6043;

assign bitcast_ln139_1_fu_3785_p1 = score_load_reg_6076;

assign bitcast_ln139_fu_3768_p1 = tmp_score_4_reg_6068;

assign grp_fu_9084_p_ce = 1'b1;

assign grp_fu_9084_p_din0 = grp_fu_1630_p0;

assign grp_fu_9084_p_din1 = grp_fu_1630_p1;

assign grp_fu_9084_p_opcode = 2'd1;

assign grp_fu_9090_p_ce = 1'b1;

assign grp_fu_9090_p_din0 = grp_fu_1663_p0;

assign grp_fu_9090_p_din1 = grp_fu_1663_p1;

assign grp_fu_9095_p_ce = 1'b1;

assign grp_fu_9095_p_din0 = grp_fu_1671_p0;

assign grp_fu_9095_p_din1 = grp_fu_1671_p1;

assign grp_fu_9095_p_opcode = 5'd4;

assign grp_fu_9100_p_ce = 1'b1;

assign grp_fu_9100_p_din0 = grp_fu_1675_p0;

assign grp_fu_9100_p_din1 = grp_fu_1675_p1;

assign grp_fu_9100_p_opcode = 5'd4;

assign grp_fu_9105_p_ce = 1'b1;

assign grp_fu_9105_p_din0 = grp_fu_1679_p0;

assign grp_fu_9105_p_din1 = grp_fu_1679_p1;

assign grp_fu_9105_p_opcode = grp_fu_1679_opcode;

assign i_real_2_fu_3099_p3 = ((icmp_ln1019_fu_3071_p2[0:0] == 1'b1) ? i_real_fu_3076_p2 : i_real_3_reg_5107);

assign i_real_fu_3076_p2 = (i_real_3_reg_5107 + 32'd1);

assign icmp_ln1019_fu_3071_p2 = ((k_real_5_reg_5115 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1785_p2 = (($signed(merge_1_1_fu_448) < $signed(32'd7)) ? 1'b1 : 1'b0);

assign icmp_ln112_10_fu_2315_p2 = ((tmp_59_fu_2289_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_11_fu_2321_p2 = ((trunc_ln112_5_fu_2299_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_12_fu_2522_p2 = ((tmp_63_fu_2491_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_13_fu_2528_p2 = ((trunc_ln112_6_fu_2501_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_14_fu_2534_p2 = ((tmp_64_fu_2508_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_15_fu_2540_p2 = ((trunc_ln112_7_fu_2518_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_16_fu_2651_p2 = ((tmp_68_fu_2620_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_17_fu_2657_p2 = ((trunc_ln112_8_fu_2630_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_18_fu_2669_p2 = ((tmp_69_fu_2637_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_19_fu_2675_p2 = ((trunc_ln112_9_fu_2647_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_1_fu_2063_p2 = ((trunc_ln112_fu_2036_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_20_fu_2758_p2 = ((tmp_73_fu_2727_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_21_fu_2764_p2 = ((trunc_ln112_10_fu_2737_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_22_fu_2776_p2 = ((tmp_74_fu_2744_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_23_fu_2782_p2 = ((trunc_ln112_11_fu_2754_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_24_fu_2865_p2 = ((tmp_78_fu_2834_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_25_fu_2871_p2 = ((trunc_ln112_12_fu_2844_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_26_fu_2883_p2 = ((tmp_79_fu_2851_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_27_fu_2889_p2 = ((trunc_ln112_13_fu_2861_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_28_fu_2998_p2 = ((tmp_83_fu_2967_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_29_fu_3004_p2 = ((trunc_ln112_14_fu_2977_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_2_fu_2069_p2 = ((tmp_49_fu_2043_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_30_fu_3016_p2 = ((tmp_84_fu_2984_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_31_fu_3022_p2 = ((trunc_ln112_15_fu_2994_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_3_fu_2075_p2 = ((trunc_ln112_1_fu_2053_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_4_fu_2245_p2 = ((tmp_53_fu_2214_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_5_fu_2251_p2 = ((trunc_ln112_2_fu_2224_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_6_fu_2257_p2 = ((tmp_54_fu_2231_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_7_fu_2263_p2 = ((trunc_ln112_3_fu_2241_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_8_fu_2303_p2 = ((tmp_58_fu_2272_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_9_fu_2309_p2 = ((trunc_ln112_4_fu_2282_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_2057_p2 = ((tmp_48_fu_2026_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_10_fu_3421_p2 = ((tmp_76_fu_3407_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_11_fu_3427_p2 = ((trunc_ln116_5_fu_3417_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_12_fu_3468_p2 = ((tmp_81_fu_3454_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_13_fu_3474_p2 = ((trunc_ln116_6_fu_3464_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_14_fu_3515_p2 = ((tmp_86_fu_3501_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_15_fu_3521_p2 = ((trunc_ln116_7_fu_3511_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_3159_p2 = ((trunc_ln116_fu_3149_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_2_fu_3207_p2 = ((tmp_56_fu_3193_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_3_fu_3213_p2 = ((trunc_ln116_1_fu_3203_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_4_fu_3254_p2 = ((tmp_61_fu_3240_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_5_fu_3260_p2 = ((trunc_ln116_2_fu_3250_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_6_fu_3327_p2 = ((tmp_66_fu_3313_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_7_fu_3333_p2 = ((trunc_ln116_3_fu_3323_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_8_fu_3374_p2 = ((tmp_71_fu_3360_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_9_fu_3380_p2 = ((trunc_ln116_4_fu_3370_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_3153_p2 = ((tmp_51_fu_3139_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln122_1_fu_3568_p2 = ((trunc_ln122_fu_3558_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_3562_p2 = ((tmp_88_fu_3548_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_1_fu_3653_p2 = ((tmp_90_fu_3622_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_2_fu_3659_p2 = ((trunc_ln130_fu_3632_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_3_fu_3671_p2 = ((tmp_91_fu_3639_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_4_fu_3677_p2 = ((trunc_ln130_1_fu_3649_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_3613_p2 = ((tmp_other_fu_460 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln139_1_fu_3808_p2 = ((trunc_ln139_fu_3781_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_2_fu_3820_p2 = ((tmp_94_fu_3788_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln139_3_fu_3826_p2 = ((trunc_ln139_1_fu_3798_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_3802_p2 = ((tmp_93_fu_3771_p4 != 8'd255) ? 1'b1 : 1'b0);

assign k_real_2_fu_3086_p2 = (k_real_5_reg_5115 + 32'd1);

assign k_real_3_fu_3091_p3 = ((icmp_ln1019_fu_3071_p2[0:0] == 1'b1) ? k_real_fu_3081_p2 : k_real_2_fu_3086_p2);

assign k_real_fu_3081_p2 = (i_real_3_reg_5107 + 32'd2);

assign merge_1_6_fu_3867_p3 = ((or_ln139_fu_3849_p2[0:0] == 1'b1) ? i_real_3_reg_5107_pp0_iter11_reg : merge_1_4_reg_6084);

assign merge_1_7_fu_3885_p3 = ((icmp_ln1019_reg_5630_pp0_iter11_reg[0:0] == 1'b1) ? merge_1_6_fu_3867_p3 : merge_1_4_reg_6084);

assign merge_1_out = merge_1_fu_436[2:0];

assign merge_2_5_fu_3861_p3 = ((or_ln139_fu_3849_p2[0:0] == 1'b1) ? tmp_other_4_reg_6062 : merge_2_1_reg_6091);

assign merge_2_6_fu_3879_p3 = ((icmp_ln1019_reg_5630_pp0_iter11_reg[0:0] == 1'b1) ? merge_2_5_fu_3861_p3 : merge_2_1_reg_6091);

assign merge_2_out = merge_2_fu_440[2:0];

assign or_ln112_10_fu_2770_p2 = (icmp_ln112_21_fu_2764_p2 | icmp_ln112_20_fu_2758_p2);

assign or_ln112_11_fu_2788_p2 = (icmp_ln112_23_fu_2782_p2 | icmp_ln112_22_fu_2776_p2);

assign or_ln112_12_fu_2877_p2 = (icmp_ln112_25_fu_2871_p2 | icmp_ln112_24_fu_2865_p2);

assign or_ln112_13_fu_2895_p2 = (icmp_ln112_27_fu_2889_p2 | icmp_ln112_26_fu_2883_p2);

assign or_ln112_14_fu_3010_p2 = (icmp_ln112_29_fu_3004_p2 | icmp_ln112_28_fu_2998_p2);

assign or_ln112_15_fu_3028_p2 = (icmp_ln112_31_fu_3022_p2 | icmp_ln112_30_fu_3016_p2);

assign or_ln112_1_fu_2435_p2 = (icmp_ln112_3_reg_5285 | icmp_ln112_2_reg_5280);

assign or_ln112_2_fu_2450_p2 = (icmp_ln112_5_reg_5374 | icmp_ln112_4_reg_5369);

assign or_ln112_3_fu_2454_p2 = (icmp_ln112_7_reg_5384 | icmp_ln112_6_reg_5379);

assign or_ln112_4_fu_2469_p2 = (icmp_ln112_9_reg_5399 | icmp_ln112_8_reg_5394);

assign or_ln112_5_fu_2473_p2 = (icmp_ln112_11_reg_5409 | icmp_ln112_10_reg_5404);

assign or_ln112_6_fu_2598_p2 = (icmp_ln112_13_reg_5495 | icmp_ln112_12_reg_5490);

assign or_ln112_7_fu_2602_p2 = (icmp_ln112_15_reg_5505 | icmp_ln112_14_reg_5500);

assign or_ln112_8_fu_2663_p2 = (icmp_ln112_17_fu_2657_p2 | icmp_ln112_16_fu_2651_p2);

assign or_ln112_9_fu_2681_p2 = (icmp_ln112_19_fu_2675_p2 | icmp_ln112_18_fu_2669_p2);

assign or_ln112_fu_2431_p2 = (icmp_ln112_reg_5270 | icmp_ln112_1_reg_5275);

assign or_ln116_1_fu_3219_p2 = (icmp_ln116_3_fu_3213_p2 | icmp_ln116_2_fu_3207_p2);

assign or_ln116_2_fu_3266_p2 = (icmp_ln116_5_fu_3260_p2 | icmp_ln116_4_fu_3254_p2);

assign or_ln116_3_fu_3339_p2 = (icmp_ln116_7_fu_3333_p2 | icmp_ln116_6_fu_3327_p2);

assign or_ln116_4_fu_3386_p2 = (icmp_ln116_9_fu_3380_p2 | icmp_ln116_8_fu_3374_p2);

assign or_ln116_5_fu_3433_p2 = (icmp_ln116_11_fu_3427_p2 | icmp_ln116_10_fu_3421_p2);

assign or_ln116_6_fu_3480_p2 = (icmp_ln116_13_fu_3474_p2 | icmp_ln116_12_fu_3468_p2);

assign or_ln116_7_fu_3527_p2 = (icmp_ln116_15_fu_3521_p2 | icmp_ln116_14_fu_3515_p2);

assign or_ln116_fu_3165_p2 = (icmp_ln116_fu_3153_p2 | icmp_ln116_1_fu_3159_p2);

assign or_ln122_fu_3574_p2 = (icmp_ln122_fu_3562_p2 | icmp_ln122_1_fu_3568_p2);

assign or_ln130_1_fu_3665_p2 = (icmp_ln130_2_fu_3659_p2 | icmp_ln130_1_fu_3653_p2);

assign or_ln130_2_fu_3683_p2 = (icmp_ln130_4_fu_3677_p2 | icmp_ln130_3_fu_3671_p2);

assign or_ln130_fu_3700_p2 = (icmp_ln130_fu_3613_p2 | and_ln130_1_fu_3695_p2);

assign or_ln139_1_fu_3814_p2 = (icmp_ln139_fu_3802_p2 | icmp_ln139_1_fu_3808_p2);

assign or_ln139_2_fu_3832_p2 = (icmp_ln139_3_fu_3826_p2 | icmp_ln139_2_fu_3820_p2);

assign or_ln139_fu_3849_p2 = (tmp_fu_3761_p3 | and_ln139_1_fu_3844_p2);

assign ov_10_fu_3129_p3 = ((and_ln112_5_reg_5485_pp0_iter2_reg[0:0] == 1'b1) ? reg_1732 : reg_1732);

assign ov_11_fu_3277_p3 = ((and_ln116_2_fu_3272_p2[0:0] == 1'b1) ? 32'd0 : ov_10_reg_5834);

assign ov_14_fu_3183_p3 = ((and_ln112_7_reg_5545_pp0_iter2_reg[0:0] == 1'b1) ? reg_1736 : reg_1736);

assign ov_15_fu_3350_p3 = ((and_ln116_3_fu_3345_p2[0:0] == 1'b1) ? 32'd0 : ov_14_reg_5866);

assign ov_18_fu_3284_p3 = ((and_ln112_9_reg_5550_pp0_iter2_reg[0:0] == 1'b1) ? ov_16_reg_5846 : ov_17_reg_5873);

assign ov_19_fu_3397_p3 = ((and_ln116_4_fu_3392_p2[0:0] == 1'b1) ? 32'd0 : ov_18_reg_5888);

assign ov_22_fu_3289_p3 = ((and_ln112_11_reg_5565_pp0_iter2_reg[0:0] == 1'b1) ? reg_1692 : reg_1692);

assign ov_23_fu_3444_p3 = ((and_ln116_5_fu_3439_p2[0:0] == 1'b1) ? 32'd0 : ov_22_reg_5895);

assign ov_26_fu_3296_p3 = ((and_ln112_13_reg_5590_pp0_iter2_reg[0:0] == 1'b1) ? reg_1740 : reg_1740);

assign ov_27_fu_3491_p3 = ((and_ln116_6_fu_3486_p2[0:0] == 1'b1) ? 32'd0 : ov_26_reg_5907);

assign ov_2_fu_3116_p3 = ((and_ln112_1_reg_5475_pp0_iter1_reg[0:0] == 1'b1) ? reg_1728 : reg_1728);

assign ov_30_fu_3303_p3 = ((and_ln112_15_reg_5615_pp0_iter2_reg[0:0] == 1'b1) ? reg_1736 : reg_1736);

assign ov_31_fu_3538_p3 = ((and_ln116_7_fu_3533_p2[0:0] == 1'b1) ? 32'd0 : ov_30_reg_5919);

assign ov_32_fu_3176_p3 = ((and_ln116_fu_3171_p2[0:0] == 1'b1) ? 32'd0 : ov_2_reg_5815);

assign ov_6_fu_3123_p3 = ((and_ln112_3_reg_5480_pp0_iter2_reg[0:0] == 1'b1) ? ov_4_reg_5805 : reg_1728);

assign ov_7_fu_3230_p3 = ((and_ln116_1_fu_3225_p2[0:0] == 1'b1) ? 32'd0 : ov_6_reg_5827);

assign sc_2_fu_3599_p3 = ((and_ln122_fu_3580_p2[0:0] == 1'b1) ? overlap_7_reg_6021_pp0_iter9_reg : sc_fu_3595_p1);

assign sc_fu_3595_p1 = xor_ln126_fu_3589_p2;

assign score_2_fu_3855_p3 = ((or_ln139_fu_3849_p2[0:0] == 1'b1) ? tmp_score_4_reg_6068 : score_load_reg_6076);

assign score_3_fu_3873_p3 = ((icmp_ln1019_reg_5630_pp0_iter11_reg[0:0] == 1'b1) ? score_2_fu_3855_p3 : score_load_reg_6076);

assign tmp_48_fu_2026_p4 = {{bitcast_ln112_fu_2023_p1[30:23]}};

assign tmp_49_fu_2043_p4 = {{bitcast_ln112_1_fu_2040_p1[30:23]}};

assign tmp_51_fu_3139_p4 = {{bitcast_ln116_fu_3136_p1[30:23]}};

assign tmp_53_fu_2214_p4 = {{bitcast_ln112_2_fu_2211_p1[30:23]}};

assign tmp_54_fu_2231_p4 = {{bitcast_ln112_3_fu_2228_p1[30:23]}};

assign tmp_56_fu_3193_p4 = {{bitcast_ln116_1_fu_3190_p1[30:23]}};

assign tmp_58_fu_2272_p4 = {{bitcast_ln112_4_fu_2269_p1[30:23]}};

assign tmp_59_fu_2289_p4 = {{bitcast_ln112_5_fu_2286_p1[30:23]}};

assign tmp_61_fu_3240_p4 = {{bitcast_ln116_2_fu_3237_p1[30:23]}};

assign tmp_63_fu_2491_p4 = {{bitcast_ln112_6_fu_2488_p1[30:23]}};

assign tmp_64_fu_2508_p4 = {{bitcast_ln112_7_fu_2505_p1[30:23]}};

assign tmp_66_fu_3313_p4 = {{bitcast_ln116_3_fu_3310_p1[30:23]}};

assign tmp_68_fu_2620_p4 = {{bitcast_ln112_8_fu_2617_p1[30:23]}};

assign tmp_69_fu_2637_p4 = {{bitcast_ln112_9_fu_2634_p1[30:23]}};

assign tmp_71_fu_3360_p4 = {{bitcast_ln116_4_fu_3357_p1[30:23]}};

assign tmp_73_fu_2727_p4 = {{bitcast_ln112_10_fu_2724_p1[30:23]}};

assign tmp_74_fu_2744_p4 = {{bitcast_ln112_11_fu_2741_p1[30:23]}};

assign tmp_76_fu_3407_p4 = {{bitcast_ln116_5_fu_3404_p1[30:23]}};

assign tmp_78_fu_2834_p4 = {{bitcast_ln112_12_fu_2831_p1[30:23]}};

assign tmp_79_fu_2851_p4 = {{bitcast_ln112_13_fu_2848_p1[30:23]}};

assign tmp_81_fu_3454_p4 = {{bitcast_ln116_6_fu_3451_p1[30:23]}};

assign tmp_83_fu_2967_p4 = {{bitcast_ln112_14_fu_2964_p1[30:23]}};

assign tmp_84_fu_2984_p4 = {{bitcast_ln112_15_fu_2981_p1[30:23]}};

assign tmp_86_fu_3501_p4 = {{bitcast_ln116_7_fu_3498_p1[30:23]}};

assign tmp_88_fu_3548_p4 = {{bitcast_ln122_fu_3545_p1[30:23]}};

assign tmp_90_fu_3622_p4 = {{bitcast_ln130_fu_3619_p1[30:23]}};

assign tmp_91_fu_3639_p4 = {{bitcast_ln130_1_fu_3636_p1[30:23]}};

assign tmp_93_fu_3771_p4 = {{bitcast_ln139_fu_3768_p1[30:23]}};

assign tmp_94_fu_3788_p4 = {{bitcast_ln139_1_fu_3785_p1[30:23]}};

assign tmp_fu_3761_p3 = merge_1_4_reg_6084[32'd31];

assign tmp_other_3_fu_3723_p3 = ((icmp_ln1019_reg_5630_pp0_iter11_reg[0:0] == 1'b1) ? 32'd4294967295 : tmp_other_4_reg_6062);

assign tmp_other_4_fu_3706_p3 = ((or_ln130_fu_3700_p2[0:0] == 1'b1) ? k_real_5_reg_5115_pp0_iter10_reg : tmp_other_fu_460);

assign tmp_score_3_fu_3729_p3 = ((icmp_ln1019_reg_5630_pp0_iter11_reg[0:0] == 1'b1) ? 32'd0 : tmp_score_4_reg_6068);

assign tmp_score_4_fu_3713_p3 = ((or_ln130_fu_3700_p2[0:0] == 1'b1) ? sc_2_reg_6043 : tmp_score_load_reg_6050);

assign trunc_ln104_1_fu_1809_p1 = k_real_4_fu_452[2:0];

assign trunc_ln104_fu_1791_p1 = merge_1_1_fu_448[2:0];

assign trunc_ln112_10_fu_2737_p1 = bitcast_ln112_10_fu_2724_p1[22:0];

assign trunc_ln112_11_fu_2754_p1 = bitcast_ln112_11_fu_2741_p1[22:0];

assign trunc_ln112_12_fu_2844_p1 = bitcast_ln112_12_fu_2831_p1[22:0];

assign trunc_ln112_13_fu_2861_p1 = bitcast_ln112_13_fu_2848_p1[22:0];

assign trunc_ln112_14_fu_2977_p1 = bitcast_ln112_14_fu_2964_p1[22:0];

assign trunc_ln112_15_fu_2994_p1 = bitcast_ln112_15_fu_2981_p1[22:0];

assign trunc_ln112_1_fu_2053_p1 = bitcast_ln112_1_fu_2040_p1[22:0];

assign trunc_ln112_2_fu_2224_p1 = bitcast_ln112_2_fu_2211_p1[22:0];

assign trunc_ln112_3_fu_2241_p1 = bitcast_ln112_3_fu_2228_p1[22:0];

assign trunc_ln112_4_fu_2282_p1 = bitcast_ln112_4_fu_2269_p1[22:0];

assign trunc_ln112_5_fu_2299_p1 = bitcast_ln112_5_fu_2286_p1[22:0];

assign trunc_ln112_6_fu_2501_p1 = bitcast_ln112_6_fu_2488_p1[22:0];

assign trunc_ln112_7_fu_2518_p1 = bitcast_ln112_7_fu_2505_p1[22:0];

assign trunc_ln112_8_fu_2630_p1 = bitcast_ln112_8_fu_2617_p1[22:0];

assign trunc_ln112_9_fu_2647_p1 = bitcast_ln112_9_fu_2634_p1[22:0];

assign trunc_ln112_fu_2036_p1 = bitcast_ln112_fu_2023_p1[22:0];

assign trunc_ln116_1_fu_3203_p1 = bitcast_ln116_1_fu_3190_p1[22:0];

assign trunc_ln116_2_fu_3250_p1 = bitcast_ln116_2_fu_3237_p1[22:0];

assign trunc_ln116_3_fu_3323_p1 = bitcast_ln116_3_fu_3310_p1[22:0];

assign trunc_ln116_4_fu_3370_p1 = bitcast_ln116_4_fu_3357_p1[22:0];

assign trunc_ln116_5_fu_3417_p1 = bitcast_ln116_5_fu_3404_p1[22:0];

assign trunc_ln116_6_fu_3464_p1 = bitcast_ln116_6_fu_3451_p1[22:0];

assign trunc_ln116_7_fu_3511_p1 = bitcast_ln116_7_fu_3498_p1[22:0];

assign trunc_ln116_fu_3149_p1 = bitcast_ln116_fu_3136_p1[22:0];

assign trunc_ln122_fu_3558_p1 = bitcast_ln122_fu_3545_p1[22:0];

assign trunc_ln130_1_fu_3649_p1 = bitcast_ln130_1_fu_3636_p1[22:0];

assign trunc_ln130_fu_3632_p1 = bitcast_ln130_fu_3619_p1[22:0];

assign trunc_ln139_1_fu_3798_p1 = bitcast_ln139_1_fu_3785_p1[22:0];

assign trunc_ln139_fu_3781_p1 = bitcast_ln139_fu_3768_p1[22:0];

assign xor_ln126_fu_3589_p2 = (bitcast_ln126_fu_3585_p1 ^ 32'd2147483648);

endmodule //FaultDetector_insert_point_Pipeline_VITIS_LOOP_76_1
