// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

module pm_acpi_regs (
        input wire clk,
        input wire rst,

        input wire s_cpuif_req,
        input wire s_cpuif_req_is_wr,
        input wire [6:0] s_cpuif_addr,
        input wire [31:0] s_cpuif_wr_data,
        input wire [31:0] s_cpuif_wr_biten,
        output wire s_cpuif_req_stall_wr,
        output wire s_cpuif_req_stall_rd,
        output wire s_cpuif_rd_ack,
        output wire s_cpuif_rd_err,
        output wire [31:0] s_cpuif_rd_data,
        output wire s_cpuif_wr_ack,
        output wire s_cpuif_wr_err,

        input pm_acpi_regs_pkg::pm_acpi_regs__in_t hwif_in,
        output pm_acpi_regs_pkg::pm_acpi_regs__out_t hwif_out
    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [6:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic [31:0] cpuif_wr_biten;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;

    assign cpuif_req = s_cpuif_req;
    assign cpuif_req_is_wr = s_cpuif_req_is_wr;
    assign cpuif_addr = s_cpuif_addr;
    assign cpuif_wr_data = s_cpuif_wr_data;
    assign cpuif_wr_biten = s_cpuif_wr_biten;
    assign s_cpuif_req_stall_wr = cpuif_req_stall_wr;
    assign s_cpuif_req_stall_rd = cpuif_req_stall_rd;
    assign s_cpuif_rd_ack = cpuif_rd_ack;
    assign s_cpuif_rd_err = cpuif_rd_err;
    assign s_cpuif_rd_data = cpuif_rd_data;
    assign s_cpuif_wr_ack = cpuif_wr_ack;
    assign s_cpuif_wr_err = cpuif_wr_err;

    logic cpuif_req_masked;

    // Read & write latencies are balanced. Stalls not required
    assign cpuif_req_stall_rd = '0;
    assign cpuif_req_stall_wr = '0;
    assign cpuif_req_masked = cpuif_req
                            & !(!cpuif_req_is_wr & cpuif_req_stall_rd)
                            & !(cpuif_req_is_wr & cpuif_req_stall_wr);

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    typedef struct {
        logic ACPI_CONTROL;
        logic ACPI_STATUS;
        logic ACPI_INT_ENABLE;
        logic ACPI_INT_STATUS;
        logic PM1_CONTROL;
        logic PM1_STATUS;
        logic PM1_ENABLE;
        logic PM_TIMER_VALUE;
        logic PM_TIMER_CONFIG;
        logic GPE0_STATUS_LO;
        logic GPE0_STATUS_HI;
        logic GPE0_ENABLE_LO;
        logic GPE0_ENABLE_HI;
        logic CLOCK_GATE_CTRL;
        logic CLOCK_GATE_STATUS;
        logic POWER_DOMAIN_CTRL;
        logic POWER_DOMAIN_STATUS;
        logic WAKE_STATUS;
        logic WAKE_ENABLE;
        logic RESET_CTRL;
        logic RESET_STATUS;
    } decoded_reg_strb_t;
    decoded_reg_strb_t decoded_reg_strb;
    logic decoded_req;
    logic decoded_req_is_wr;
    logic [31:0] decoded_wr_data;
    logic [31:0] decoded_wr_biten;

    always_comb begin
        decoded_reg_strb.ACPI_CONTROL = cpuif_req_masked & (cpuif_addr == 7'h0);
        decoded_reg_strb.ACPI_STATUS = cpuif_req_masked & (cpuif_addr == 7'h4);
        decoded_reg_strb.ACPI_INT_ENABLE = cpuif_req_masked & (cpuif_addr == 7'h8);
        decoded_reg_strb.ACPI_INT_STATUS = cpuif_req_masked & (cpuif_addr == 7'hc);
        decoded_reg_strb.PM1_CONTROL = cpuif_req_masked & (cpuif_addr == 7'h10);
        decoded_reg_strb.PM1_STATUS = cpuif_req_masked & (cpuif_addr == 7'h14);
        decoded_reg_strb.PM1_ENABLE = cpuif_req_masked & (cpuif_addr == 7'h18);
        decoded_reg_strb.PM_TIMER_VALUE = cpuif_req_masked & (cpuif_addr == 7'h20);
        decoded_reg_strb.PM_TIMER_CONFIG = cpuif_req_masked & (cpuif_addr == 7'h24);
        decoded_reg_strb.GPE0_STATUS_LO = cpuif_req_masked & (cpuif_addr == 7'h30);
        decoded_reg_strb.GPE0_STATUS_HI = cpuif_req_masked & (cpuif_addr == 7'h34);
        decoded_reg_strb.GPE0_ENABLE_LO = cpuif_req_masked & (cpuif_addr == 7'h38);
        decoded_reg_strb.GPE0_ENABLE_HI = cpuif_req_masked & (cpuif_addr == 7'h3c);
        decoded_reg_strb.CLOCK_GATE_CTRL = cpuif_req_masked & (cpuif_addr == 7'h50);
        decoded_reg_strb.CLOCK_GATE_STATUS = cpuif_req_masked & (cpuif_addr == 7'h54);
        decoded_reg_strb.POWER_DOMAIN_CTRL = cpuif_req_masked & (cpuif_addr == 7'h58);
        decoded_reg_strb.POWER_DOMAIN_STATUS = cpuif_req_masked & (cpuif_addr == 7'h5c);
        decoded_reg_strb.WAKE_STATUS = cpuif_req_masked & (cpuif_addr == 7'h60);
        decoded_reg_strb.WAKE_ENABLE = cpuif_req_masked & (cpuif_addr == 7'h64);
        decoded_reg_strb.RESET_CTRL = cpuif_req_masked & (cpuif_addr == 7'h68);
        decoded_reg_strb.RESET_STATUS = cpuif_req_masked & (cpuif_addr == 7'h6c);
    end

    // Pass down signals to next stage
    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;
    assign decoded_wr_biten = cpuif_wr_biten;

    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------
    typedef struct {
        struct {
            struct {
                logic next;
                logic load_next;
            } acpi_enable;
            struct {
                logic next;
                logic load_next;
            } pm_timer_enable;
            struct {
                logic next;
                logic load_next;
            } gpe_enable;
            struct {
                logic next;
                logic load_next;
            } low_power_req;
            struct {
                logic next;
                logic load_next;
            } soft_reset;
        } ACPI_CONTROL;
        struct {
            struct {
                logic next;
                logic load_next;
            } pme_status;
            struct {
                logic next;
                logic load_next;
            } wake_status;
            struct {
                logic next;
                logic load_next;
            } timer_overflow;
            struct {
                logic next;
                logic load_next;
            } state_transition;
        } ACPI_STATUS;
        struct {
            struct {
                logic next;
                logic load_next;
            } pme_enable;
            struct {
                logic next;
                logic load_next;
            } wake_enable;
            struct {
                logic next;
                logic load_next;
            } timer_ovf_enable;
            struct {
                logic next;
                logic load_next;
            } state_trans_enable;
            struct {
                logic next;
                logic load_next;
            } pm1_enable;
            struct {
                logic next;
                logic load_next;
            } gpe_int_enable;
        } ACPI_INT_ENABLE;
        struct {
            struct {
                logic next;
                logic load_next;
            } pme_int;
            struct {
                logic next;
                logic load_next;
            } wake_int;
            struct {
                logic next;
                logic load_next;
            } timer_ovf_int;
            struct {
                logic next;
                logic load_next;
            } state_trans_int;
            struct {
                logic next;
                logic load_next;
            } pm1_int;
            struct {
                logic next;
                logic load_next;
            } gpe_int;
        } ACPI_INT_STATUS;
        struct {
            struct {
                logic [2:0] next;
                logic load_next;
            } sleep_type;
            struct {
                logic next;
                logic load_next;
            } sleep_enable;
            struct {
                logic next;
                logic load_next;
            } pwrbtn_ovr;
            struct {
                logic next;
                logic load_next;
            } slpbtn_ovr;
        } PM1_CONTROL;
        struct {
            struct {
                logic next;
                logic load_next;
            } tmr_sts;
            struct {
                logic next;
                logic load_next;
            } pwrbtn_sts;
            struct {
                logic next;
                logic load_next;
            } slpbtn_sts;
            struct {
                logic next;
                logic load_next;
            } rtc_sts;
            struct {
                logic next;
                logic load_next;
            } wak_sts;
        } PM1_STATUS;
        struct {
            struct {
                logic next;
                logic load_next;
            } tmr_en;
            struct {
                logic next;
                logic load_next;
            } pwrbtn_en;
            struct {
                logic next;
                logic load_next;
            } slpbtn_en;
            struct {
                logic next;
                logic load_next;
            } rtc_en;
        } PM1_ENABLE;
        struct {
            struct {
                logic [15:0] next;
                logic load_next;
            } timer_div;
        } PM_TIMER_CONFIG;
        struct {
            struct {
                logic [15:0] next;
                logic load_next;
            } gpe_status;
        } GPE0_STATUS_LO;
        struct {
            struct {
                logic [15:0] next;
                logic load_next;
            } gpe_status;
        } GPE0_STATUS_HI;
        struct {
            struct {
                logic [15:0] next;
                logic load_next;
            } gpe_enable;
        } GPE0_ENABLE_LO;
        struct {
            struct {
                logic [15:0] next;
                logic load_next;
            } gpe_enable;
        } GPE0_ENABLE_HI;
        struct {
            struct {
                logic [31:0] next;
                logic load_next;
            } clk_gate_ctrl;
        } CLOCK_GATE_CTRL;
        struct {
            struct {
                logic [7:0] next;
                logic load_next;
            } pwr_domain_ctrl;
        } POWER_DOMAIN_CTRL;
        struct {
            struct {
                logic next;
                logic load_next;
            } gpe_wake;
            struct {
                logic next;
                logic load_next;
            } pwrbtn_wake;
            struct {
                logic next;
                logic load_next;
            } rtc_wake;
            struct {
                logic next;
                logic load_next;
            } ext_wake;
        } WAKE_STATUS;
        struct {
            struct {
                logic next;
                logic load_next;
            } gpe_wake_en;
            struct {
                logic next;
                logic load_next;
            } pwrbtn_wake_en;
            struct {
                logic next;
                logic load_next;
            } rtc_wake_en;
            struct {
                logic next;
                logic load_next;
            } ext_wake_en;
        } WAKE_ENABLE;
        struct {
            struct {
                logic next;
                logic load_next;
            } sys_reset;
            struct {
                logic next;
                logic load_next;
            } periph_reset;
        } RESET_CTRL;
    } field_combo_t;
    field_combo_t field_combo;

    typedef struct {
        struct {
            struct {
                logic value;
            } acpi_enable;
            struct {
                logic value;
            } pm_timer_enable;
            struct {
                logic value;
            } gpe_enable;
            struct {
                logic value;
            } low_power_req;
            struct {
                logic value;
            } soft_reset;
        } ACPI_CONTROL;
        struct {
            struct {
                logic value;
            } pme_status;
            struct {
                logic value;
            } wake_status;
            struct {
                logic value;
            } timer_overflow;
            struct {
                logic value;
            } state_transition;
        } ACPI_STATUS;
        struct {
            struct {
                logic value;
            } pme_enable;
            struct {
                logic value;
            } wake_enable;
            struct {
                logic value;
            } timer_ovf_enable;
            struct {
                logic value;
            } state_trans_enable;
            struct {
                logic value;
            } pm1_enable;
            struct {
                logic value;
            } gpe_int_enable;
        } ACPI_INT_ENABLE;
        struct {
            struct {
                logic value;
            } pme_int;
            struct {
                logic value;
            } wake_int;
            struct {
                logic value;
            } timer_ovf_int;
            struct {
                logic value;
            } state_trans_int;
            struct {
                logic value;
            } pm1_int;
            struct {
                logic value;
            } gpe_int;
        } ACPI_INT_STATUS;
        struct {
            struct {
                logic [2:0] value;
            } sleep_type;
            struct {
                logic value;
            } sleep_enable;
            struct {
                logic value;
            } pwrbtn_ovr;
            struct {
                logic value;
            } slpbtn_ovr;
        } PM1_CONTROL;
        struct {
            struct {
                logic value;
            } tmr_sts;
            struct {
                logic value;
            } pwrbtn_sts;
            struct {
                logic value;
            } slpbtn_sts;
            struct {
                logic value;
            } rtc_sts;
            struct {
                logic value;
            } wak_sts;
        } PM1_STATUS;
        struct {
            struct {
                logic value;
            } tmr_en;
            struct {
                logic value;
            } pwrbtn_en;
            struct {
                logic value;
            } slpbtn_en;
            struct {
                logic value;
            } rtc_en;
        } PM1_ENABLE;
        struct {
            struct {
                logic [15:0] value;
            } timer_div;
        } PM_TIMER_CONFIG;
        struct {
            struct {
                logic [15:0] value;
            } gpe_status;
        } GPE0_STATUS_LO;
        struct {
            struct {
                logic [15:0] value;
            } gpe_status;
        } GPE0_STATUS_HI;
        struct {
            struct {
                logic [15:0] value;
            } gpe_enable;
        } GPE0_ENABLE_LO;
        struct {
            struct {
                logic [15:0] value;
            } gpe_enable;
        } GPE0_ENABLE_HI;
        struct {
            struct {
                logic [31:0] value;
            } clk_gate_ctrl;
        } CLOCK_GATE_CTRL;
        struct {
            struct {
                logic [7:0] value;
            } pwr_domain_ctrl;
        } POWER_DOMAIN_CTRL;
        struct {
            struct {
                logic value;
            } gpe_wake;
            struct {
                logic value;
            } pwrbtn_wake;
            struct {
                logic value;
            } rtc_wake;
            struct {
                logic value;
            } ext_wake;
        } WAKE_STATUS;
        struct {
            struct {
                logic value;
            } gpe_wake_en;
            struct {
                logic value;
            } pwrbtn_wake_en;
            struct {
                logic value;
            } rtc_wake_en;
            struct {
                logic value;
            } ext_wake_en;
        } WAKE_ENABLE;
        struct {
            struct {
                logic value;
            } sys_reset;
            struct {
                logic value;
            } periph_reset;
        } RESET_CTRL;
    } field_storage_t;
    field_storage_t field_storage;

    // Field: pm_acpi_regs.ACPI_CONTROL.acpi_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_CONTROL.acpi_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_CONTROL.acpi_enable.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.ACPI_CONTROL.acpi_enable.next = next_c;
        field_combo.ACPI_CONTROL.acpi_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_CONTROL.acpi_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_CONTROL.acpi_enable.load_next) begin
                field_storage.ACPI_CONTROL.acpi_enable.value <= field_combo.ACPI_CONTROL.acpi_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_CONTROL.acpi_enable.value = field_storage.ACPI_CONTROL.acpi_enable.value;
    // Field: pm_acpi_regs.ACPI_CONTROL.pm_timer_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_CONTROL.pm_timer_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_CONTROL.pm_timer_enable.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end
        field_combo.ACPI_CONTROL.pm_timer_enable.next = next_c;
        field_combo.ACPI_CONTROL.pm_timer_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_CONTROL.pm_timer_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_CONTROL.pm_timer_enable.load_next) begin
                field_storage.ACPI_CONTROL.pm_timer_enable.value <= field_combo.ACPI_CONTROL.pm_timer_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_CONTROL.pm_timer_enable.value = field_storage.ACPI_CONTROL.pm_timer_enable.value;
    // Field: pm_acpi_regs.ACPI_CONTROL.gpe_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_CONTROL.gpe_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_CONTROL.gpe_enable.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end
        field_combo.ACPI_CONTROL.gpe_enable.next = next_c;
        field_combo.ACPI_CONTROL.gpe_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_CONTROL.gpe_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_CONTROL.gpe_enable.load_next) begin
                field_storage.ACPI_CONTROL.gpe_enable.value <= field_combo.ACPI_CONTROL.gpe_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_CONTROL.gpe_enable.value = field_storage.ACPI_CONTROL.gpe_enable.value;
    // Field: pm_acpi_regs.ACPI_CONTROL.low_power_req
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_CONTROL.low_power_req.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_CONTROL.low_power_req.value & ~decoded_wr_biten[6:6]) | (decoded_wr_data[6:6] & decoded_wr_biten[6:6]);
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_CONTROL.low_power_req.next;
            load_next_c = '1;
        end
        field_combo.ACPI_CONTROL.low_power_req.next = next_c;
        field_combo.ACPI_CONTROL.low_power_req.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_CONTROL.low_power_req.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_CONTROL.low_power_req.load_next) begin
                field_storage.ACPI_CONTROL.low_power_req.value <= field_combo.ACPI_CONTROL.low_power_req.next;
            end
        end
    end
    assign hwif_out.ACPI_CONTROL.low_power_req.value = field_storage.ACPI_CONTROL.low_power_req.value;
    // Field: pm_acpi_regs.ACPI_CONTROL.soft_reset
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_CONTROL.soft_reset.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_CONTROL.soft_reset.value & ~decoded_wr_biten[7:7]) | (decoded_wr_data[7:7] & decoded_wr_biten[7:7]);
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_CONTROL.soft_reset.next;
            load_next_c = '1;
        end
        field_combo.ACPI_CONTROL.soft_reset.next = next_c;
        field_combo.ACPI_CONTROL.soft_reset.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_CONTROL.soft_reset.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_CONTROL.soft_reset.load_next) begin
                field_storage.ACPI_CONTROL.soft_reset.value <= field_combo.ACPI_CONTROL.soft_reset.next;
            end
        end
    end
    assign hwif_out.ACPI_CONTROL.soft_reset.value = field_storage.ACPI_CONTROL.soft_reset.value;
    // Field: pm_acpi_regs.ACPI_STATUS.pme_status
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_STATUS.pme_status.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_STATUS.pme_status.value & ~(decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_STATUS.pme_status.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_STATUS.pme_status.next;
            load_next_c = '1;
        end
        field_combo.ACPI_STATUS.pme_status.next = next_c;
        field_combo.ACPI_STATUS.pme_status.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_STATUS.pme_status.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_STATUS.pme_status.load_next) begin
                field_storage.ACPI_STATUS.pme_status.value <= field_combo.ACPI_STATUS.pme_status.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_STATUS.wake_status
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_STATUS.wake_status.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_STATUS.wake_status.value & ~(decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_STATUS.wake_status.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_STATUS.wake_status.next;
            load_next_c = '1;
        end
        field_combo.ACPI_STATUS.wake_status.next = next_c;
        field_combo.ACPI_STATUS.wake_status.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_STATUS.wake_status.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_STATUS.wake_status.load_next) begin
                field_storage.ACPI_STATUS.wake_status.value <= field_combo.ACPI_STATUS.wake_status.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_STATUS.timer_overflow
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_STATUS.timer_overflow.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_STATUS.timer_overflow.value & ~(decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_STATUS.timer_overflow.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_STATUS.timer_overflow.next;
            load_next_c = '1;
        end
        field_combo.ACPI_STATUS.timer_overflow.next = next_c;
        field_combo.ACPI_STATUS.timer_overflow.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_STATUS.timer_overflow.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_STATUS.timer_overflow.load_next) begin
                field_storage.ACPI_STATUS.timer_overflow.value <= field_combo.ACPI_STATUS.timer_overflow.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_STATUS.state_transition
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_STATUS.state_transition.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_STATUS.state_transition.value & ~(decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_STATUS.state_transition.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_STATUS.state_transition.next;
            load_next_c = '1;
        end
        field_combo.ACPI_STATUS.state_transition.next = next_c;
        field_combo.ACPI_STATUS.state_transition.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_STATUS.state_transition.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_STATUS.state_transition.load_next) begin
                field_storage.ACPI_STATUS.state_transition.value <= field_combo.ACPI_STATUS.state_transition.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_INT_ENABLE.pme_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_ENABLE.pme_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_INT_ENABLE.pme_enable.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.ACPI_INT_ENABLE.pme_enable.next = next_c;
        field_combo.ACPI_INT_ENABLE.pme_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_ENABLE.pme_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_ENABLE.pme_enable.load_next) begin
                field_storage.ACPI_INT_ENABLE.pme_enable.value <= field_combo.ACPI_INT_ENABLE.pme_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_INT_ENABLE.pme_enable.value = field_storage.ACPI_INT_ENABLE.pme_enable.value;
    // Field: pm_acpi_regs.ACPI_INT_ENABLE.wake_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_ENABLE.wake_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_INT_ENABLE.wake_enable.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end
        field_combo.ACPI_INT_ENABLE.wake_enable.next = next_c;
        field_combo.ACPI_INT_ENABLE.wake_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_ENABLE.wake_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_ENABLE.wake_enable.load_next) begin
                field_storage.ACPI_INT_ENABLE.wake_enable.value <= field_combo.ACPI_INT_ENABLE.wake_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_INT_ENABLE.wake_enable.value = field_storage.ACPI_INT_ENABLE.wake_enable.value;
    // Field: pm_acpi_regs.ACPI_INT_ENABLE.timer_ovf_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_ENABLE.timer_ovf_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_INT_ENABLE.timer_ovf_enable.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end
        field_combo.ACPI_INT_ENABLE.timer_ovf_enable.next = next_c;
        field_combo.ACPI_INT_ENABLE.timer_ovf_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_ENABLE.timer_ovf_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_ENABLE.timer_ovf_enable.load_next) begin
                field_storage.ACPI_INT_ENABLE.timer_ovf_enable.value <= field_combo.ACPI_INT_ENABLE.timer_ovf_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_INT_ENABLE.timer_ovf_enable.value = field_storage.ACPI_INT_ENABLE.timer_ovf_enable.value;
    // Field: pm_acpi_regs.ACPI_INT_ENABLE.state_trans_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_ENABLE.state_trans_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_INT_ENABLE.state_trans_enable.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end
        field_combo.ACPI_INT_ENABLE.state_trans_enable.next = next_c;
        field_combo.ACPI_INT_ENABLE.state_trans_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_ENABLE.state_trans_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_ENABLE.state_trans_enable.load_next) begin
                field_storage.ACPI_INT_ENABLE.state_trans_enable.value <= field_combo.ACPI_INT_ENABLE.state_trans_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_INT_ENABLE.state_trans_enable.value = field_storage.ACPI_INT_ENABLE.state_trans_enable.value;
    // Field: pm_acpi_regs.ACPI_INT_ENABLE.pm1_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_ENABLE.pm1_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_INT_ENABLE.pm1_enable.value & ~decoded_wr_biten[4:4]) | (decoded_wr_data[4:4] & decoded_wr_biten[4:4]);
            load_next_c = '1;
        end
        field_combo.ACPI_INT_ENABLE.pm1_enable.next = next_c;
        field_combo.ACPI_INT_ENABLE.pm1_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_ENABLE.pm1_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_ENABLE.pm1_enable.load_next) begin
                field_storage.ACPI_INT_ENABLE.pm1_enable.value <= field_combo.ACPI_INT_ENABLE.pm1_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_INT_ENABLE.pm1_enable.value = field_storage.ACPI_INT_ENABLE.pm1_enable.value;
    // Field: pm_acpi_regs.ACPI_INT_ENABLE.gpe_int_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_ENABLE.gpe_int_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.ACPI_INT_ENABLE.gpe_int_enable.value & ~decoded_wr_biten[5:5]) | (decoded_wr_data[5:5] & decoded_wr_biten[5:5]);
            load_next_c = '1;
        end
        field_combo.ACPI_INT_ENABLE.gpe_int_enable.next = next_c;
        field_combo.ACPI_INT_ENABLE.gpe_int_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_ENABLE.gpe_int_enable.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_ENABLE.gpe_int_enable.load_next) begin
                field_storage.ACPI_INT_ENABLE.gpe_int_enable.value <= field_combo.ACPI_INT_ENABLE.gpe_int_enable.next;
            end
        end
    end
    assign hwif_out.ACPI_INT_ENABLE.gpe_int_enable.value = field_storage.ACPI_INT_ENABLE.gpe_int_enable.value;
    // Field: pm_acpi_regs.ACPI_INT_STATUS.pme_int
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_STATUS.pme_int.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_INT_STATUS.pme_int.value & ~(decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_INT_STATUS.pme_int.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_INT_STATUS.pme_int.next;
            load_next_c = '1;
        end
        field_combo.ACPI_INT_STATUS.pme_int.next = next_c;
        field_combo.ACPI_INT_STATUS.pme_int.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_STATUS.pme_int.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_STATUS.pme_int.load_next) begin
                field_storage.ACPI_INT_STATUS.pme_int.value <= field_combo.ACPI_INT_STATUS.pme_int.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_INT_STATUS.wake_int
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_STATUS.wake_int.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_INT_STATUS.wake_int.value & ~(decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_INT_STATUS.wake_int.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_INT_STATUS.wake_int.next;
            load_next_c = '1;
        end
        field_combo.ACPI_INT_STATUS.wake_int.next = next_c;
        field_combo.ACPI_INT_STATUS.wake_int.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_STATUS.wake_int.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_STATUS.wake_int.load_next) begin
                field_storage.ACPI_INT_STATUS.wake_int.value <= field_combo.ACPI_INT_STATUS.wake_int.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_INT_STATUS.timer_ovf_int
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_STATUS.timer_ovf_int.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_INT_STATUS.timer_ovf_int.value & ~(decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_INT_STATUS.timer_ovf_int.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_INT_STATUS.timer_ovf_int.next;
            load_next_c = '1;
        end
        field_combo.ACPI_INT_STATUS.timer_ovf_int.next = next_c;
        field_combo.ACPI_INT_STATUS.timer_ovf_int.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_STATUS.timer_ovf_int.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_STATUS.timer_ovf_int.load_next) begin
                field_storage.ACPI_INT_STATUS.timer_ovf_int.value <= field_combo.ACPI_INT_STATUS.timer_ovf_int.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_INT_STATUS.state_trans_int
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_STATUS.state_trans_int.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_INT_STATUS.state_trans_int.value & ~(decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_INT_STATUS.state_trans_int.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_INT_STATUS.state_trans_int.next;
            load_next_c = '1;
        end
        field_combo.ACPI_INT_STATUS.state_trans_int.next = next_c;
        field_combo.ACPI_INT_STATUS.state_trans_int.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_STATUS.state_trans_int.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_STATUS.state_trans_int.load_next) begin
                field_storage.ACPI_INT_STATUS.state_trans_int.value <= field_combo.ACPI_INT_STATUS.state_trans_int.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_INT_STATUS.pm1_int
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_STATUS.pm1_int.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_INT_STATUS.pm1_int.value & ~(decoded_wr_data[4:4] & decoded_wr_biten[4:4]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_INT_STATUS.pm1_int.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_INT_STATUS.pm1_int.next;
            load_next_c = '1;
        end
        field_combo.ACPI_INT_STATUS.pm1_int.next = next_c;
        field_combo.ACPI_INT_STATUS.pm1_int.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_STATUS.pm1_int.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_STATUS.pm1_int.load_next) begin
                field_storage.ACPI_INT_STATUS.pm1_int.value <= field_combo.ACPI_INT_STATUS.pm1_int.next;
            end
        end
    end
    // Field: pm_acpi_regs.ACPI_INT_STATUS.gpe_int
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.ACPI_INT_STATUS.gpe_int.value;
        load_next_c = '0;
        if(decoded_reg_strb.ACPI_INT_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.ACPI_INT_STATUS.gpe_int.value & ~(decoded_wr_data[5:5] & decoded_wr_biten[5:5]);
            load_next_c = '1;
        end else if(hwif_in.ACPI_INT_STATUS.gpe_int.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.ACPI_INT_STATUS.gpe_int.next;
            load_next_c = '1;
        end
        field_combo.ACPI_INT_STATUS.gpe_int.next = next_c;
        field_combo.ACPI_INT_STATUS.gpe_int.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.ACPI_INT_STATUS.gpe_int.value <= 1'h0;
        end else begin
            if(field_combo.ACPI_INT_STATUS.gpe_int.load_next) begin
                field_storage.ACPI_INT_STATUS.gpe_int.value <= field_combo.ACPI_INT_STATUS.gpe_int.next;
            end
        end
    end
    // Field: pm_acpi_regs.PM1_CONTROL.sleep_type
    always_comb begin
        automatic logic [2:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_CONTROL.sleep_type.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_CONTROL.sleep_type.value & ~decoded_wr_biten[2:0]) | (decoded_wr_data[2:0] & decoded_wr_biten[2:0]);
            load_next_c = '1;
        end
        field_combo.PM1_CONTROL.sleep_type.next = next_c;
        field_combo.PM1_CONTROL.sleep_type.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_CONTROL.sleep_type.value <= 3'h0;
        end else begin
            if(field_combo.PM1_CONTROL.sleep_type.load_next) begin
                field_storage.PM1_CONTROL.sleep_type.value <= field_combo.PM1_CONTROL.sleep_type.next;
            end
        end
    end
    assign hwif_out.PM1_CONTROL.sleep_type.value = field_storage.PM1_CONTROL.sleep_type.value;
    // Field: pm_acpi_regs.PM1_CONTROL.sleep_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_CONTROL.sleep_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_CONTROL.sleep_enable.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.PM1_CONTROL.sleep_enable.next;
            load_next_c = '1;
        end
        field_combo.PM1_CONTROL.sleep_enable.next = next_c;
        field_combo.PM1_CONTROL.sleep_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_CONTROL.sleep_enable.value <= 1'h0;
        end else begin
            if(field_combo.PM1_CONTROL.sleep_enable.load_next) begin
                field_storage.PM1_CONTROL.sleep_enable.value <= field_combo.PM1_CONTROL.sleep_enable.next;
            end
        end
    end
    assign hwif_out.PM1_CONTROL.sleep_enable.value = field_storage.PM1_CONTROL.sleep_enable.value;
    // Field: pm_acpi_regs.PM1_CONTROL.pwrbtn_ovr
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_CONTROL.pwrbtn_ovr.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_CONTROL.pwrbtn_ovr.value & ~decoded_wr_biten[4:4]) | (decoded_wr_data[4:4] & decoded_wr_biten[4:4]);
            load_next_c = '1;
        end
        field_combo.PM1_CONTROL.pwrbtn_ovr.next = next_c;
        field_combo.PM1_CONTROL.pwrbtn_ovr.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_CONTROL.pwrbtn_ovr.value <= 1'h0;
        end else begin
            if(field_combo.PM1_CONTROL.pwrbtn_ovr.load_next) begin
                field_storage.PM1_CONTROL.pwrbtn_ovr.value <= field_combo.PM1_CONTROL.pwrbtn_ovr.next;
            end
        end
    end
    assign hwif_out.PM1_CONTROL.pwrbtn_ovr.value = field_storage.PM1_CONTROL.pwrbtn_ovr.value;
    // Field: pm_acpi_regs.PM1_CONTROL.slpbtn_ovr
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_CONTROL.slpbtn_ovr.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_CONTROL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_CONTROL.slpbtn_ovr.value & ~decoded_wr_biten[5:5]) | (decoded_wr_data[5:5] & decoded_wr_biten[5:5]);
            load_next_c = '1;
        end
        field_combo.PM1_CONTROL.slpbtn_ovr.next = next_c;
        field_combo.PM1_CONTROL.slpbtn_ovr.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_CONTROL.slpbtn_ovr.value <= 1'h0;
        end else begin
            if(field_combo.PM1_CONTROL.slpbtn_ovr.load_next) begin
                field_storage.PM1_CONTROL.slpbtn_ovr.value <= field_combo.PM1_CONTROL.slpbtn_ovr.next;
            end
        end
    end
    assign hwif_out.PM1_CONTROL.slpbtn_ovr.value = field_storage.PM1_CONTROL.slpbtn_ovr.value;
    // Field: pm_acpi_regs.PM1_STATUS.tmr_sts
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_STATUS.tmr_sts.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.PM1_STATUS.tmr_sts.value & ~(decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end else if(hwif_in.PM1_STATUS.tmr_sts.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.PM1_STATUS.tmr_sts.next;
            load_next_c = '1;
        end
        field_combo.PM1_STATUS.tmr_sts.next = next_c;
        field_combo.PM1_STATUS.tmr_sts.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_STATUS.tmr_sts.value <= 1'h0;
        end else begin
            if(field_combo.PM1_STATUS.tmr_sts.load_next) begin
                field_storage.PM1_STATUS.tmr_sts.value <= field_combo.PM1_STATUS.tmr_sts.next;
            end
        end
    end
    // Field: pm_acpi_regs.PM1_STATUS.pwrbtn_sts
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_STATUS.pwrbtn_sts.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.PM1_STATUS.pwrbtn_sts.value & ~(decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else if(hwif_in.PM1_STATUS.pwrbtn_sts.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.PM1_STATUS.pwrbtn_sts.next;
            load_next_c = '1;
        end
        field_combo.PM1_STATUS.pwrbtn_sts.next = next_c;
        field_combo.PM1_STATUS.pwrbtn_sts.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_STATUS.pwrbtn_sts.value <= 1'h0;
        end else begin
            if(field_combo.PM1_STATUS.pwrbtn_sts.load_next) begin
                field_storage.PM1_STATUS.pwrbtn_sts.value <= field_combo.PM1_STATUS.pwrbtn_sts.next;
            end
        end
    end
    // Field: pm_acpi_regs.PM1_STATUS.slpbtn_sts
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_STATUS.slpbtn_sts.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.PM1_STATUS.slpbtn_sts.value & ~(decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end else if(hwif_in.PM1_STATUS.slpbtn_sts.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.PM1_STATUS.slpbtn_sts.next;
            load_next_c = '1;
        end
        field_combo.PM1_STATUS.slpbtn_sts.next = next_c;
        field_combo.PM1_STATUS.slpbtn_sts.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_STATUS.slpbtn_sts.value <= 1'h0;
        end else begin
            if(field_combo.PM1_STATUS.slpbtn_sts.load_next) begin
                field_storage.PM1_STATUS.slpbtn_sts.value <= field_combo.PM1_STATUS.slpbtn_sts.next;
            end
        end
    end
    // Field: pm_acpi_regs.PM1_STATUS.rtc_sts
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_STATUS.rtc_sts.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.PM1_STATUS.rtc_sts.value & ~(decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end else if(hwif_in.PM1_STATUS.rtc_sts.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.PM1_STATUS.rtc_sts.next;
            load_next_c = '1;
        end
        field_combo.PM1_STATUS.rtc_sts.next = next_c;
        field_combo.PM1_STATUS.rtc_sts.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_STATUS.rtc_sts.value <= 1'h0;
        end else begin
            if(field_combo.PM1_STATUS.rtc_sts.load_next) begin
                field_storage.PM1_STATUS.rtc_sts.value <= field_combo.PM1_STATUS.rtc_sts.next;
            end
        end
    end
    // Field: pm_acpi_regs.PM1_STATUS.wak_sts
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_STATUS.wak_sts.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.PM1_STATUS.wak_sts.value & ~(decoded_wr_data[4:4] & decoded_wr_biten[4:4]);
            load_next_c = '1;
        end else if(hwif_in.PM1_STATUS.wak_sts.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.PM1_STATUS.wak_sts.next;
            load_next_c = '1;
        end
        field_combo.PM1_STATUS.wak_sts.next = next_c;
        field_combo.PM1_STATUS.wak_sts.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_STATUS.wak_sts.value <= 1'h0;
        end else begin
            if(field_combo.PM1_STATUS.wak_sts.load_next) begin
                field_storage.PM1_STATUS.wak_sts.value <= field_combo.PM1_STATUS.wak_sts.next;
            end
        end
    end
    // Field: pm_acpi_regs.PM1_ENABLE.tmr_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_ENABLE.tmr_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_ENABLE.tmr_en.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.PM1_ENABLE.tmr_en.next = next_c;
        field_combo.PM1_ENABLE.tmr_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_ENABLE.tmr_en.value <= 1'h0;
        end else begin
            if(field_combo.PM1_ENABLE.tmr_en.load_next) begin
                field_storage.PM1_ENABLE.tmr_en.value <= field_combo.PM1_ENABLE.tmr_en.next;
            end
        end
    end
    assign hwif_out.PM1_ENABLE.tmr_en.value = field_storage.PM1_ENABLE.tmr_en.value;
    // Field: pm_acpi_regs.PM1_ENABLE.pwrbtn_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_ENABLE.pwrbtn_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_ENABLE.pwrbtn_en.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end
        field_combo.PM1_ENABLE.pwrbtn_en.next = next_c;
        field_combo.PM1_ENABLE.pwrbtn_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_ENABLE.pwrbtn_en.value <= 1'h0;
        end else begin
            if(field_combo.PM1_ENABLE.pwrbtn_en.load_next) begin
                field_storage.PM1_ENABLE.pwrbtn_en.value <= field_combo.PM1_ENABLE.pwrbtn_en.next;
            end
        end
    end
    assign hwif_out.PM1_ENABLE.pwrbtn_en.value = field_storage.PM1_ENABLE.pwrbtn_en.value;
    // Field: pm_acpi_regs.PM1_ENABLE.slpbtn_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_ENABLE.slpbtn_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_ENABLE.slpbtn_en.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end
        field_combo.PM1_ENABLE.slpbtn_en.next = next_c;
        field_combo.PM1_ENABLE.slpbtn_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_ENABLE.slpbtn_en.value <= 1'h0;
        end else begin
            if(field_combo.PM1_ENABLE.slpbtn_en.load_next) begin
                field_storage.PM1_ENABLE.slpbtn_en.value <= field_combo.PM1_ENABLE.slpbtn_en.next;
            end
        end
    end
    assign hwif_out.PM1_ENABLE.slpbtn_en.value = field_storage.PM1_ENABLE.slpbtn_en.value;
    // Field: pm_acpi_regs.PM1_ENABLE.rtc_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM1_ENABLE.rtc_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM1_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM1_ENABLE.rtc_en.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end
        field_combo.PM1_ENABLE.rtc_en.next = next_c;
        field_combo.PM1_ENABLE.rtc_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM1_ENABLE.rtc_en.value <= 1'h0;
        end else begin
            if(field_combo.PM1_ENABLE.rtc_en.load_next) begin
                field_storage.PM1_ENABLE.rtc_en.value <= field_combo.PM1_ENABLE.rtc_en.next;
            end
        end
    end
    assign hwif_out.PM1_ENABLE.rtc_en.value = field_storage.PM1_ENABLE.rtc_en.value;
    // Field: pm_acpi_regs.PM_TIMER_CONFIG.timer_div
    always_comb begin
        automatic logic [15:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.PM_TIMER_CONFIG.timer_div.value;
        load_next_c = '0;
        if(decoded_reg_strb.PM_TIMER_CONFIG && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.PM_TIMER_CONFIG.timer_div.value & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
            load_next_c = '1;
        end
        field_combo.PM_TIMER_CONFIG.timer_div.next = next_c;
        field_combo.PM_TIMER_CONFIG.timer_div.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.PM_TIMER_CONFIG.timer_div.value <= 16'h1b;
        end else begin
            if(field_combo.PM_TIMER_CONFIG.timer_div.load_next) begin
                field_storage.PM_TIMER_CONFIG.timer_div.value <= field_combo.PM_TIMER_CONFIG.timer_div.next;
            end
        end
    end
    assign hwif_out.PM_TIMER_CONFIG.timer_div.value = field_storage.PM_TIMER_CONFIG.timer_div.value;
    // Field: pm_acpi_regs.GPE0_STATUS_LO.gpe_status
    always_comb begin
        automatic logic [15:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.GPE0_STATUS_LO.gpe_status.value;
        load_next_c = '0;
        if(decoded_reg_strb.GPE0_STATUS_LO && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.GPE0_STATUS_LO.gpe_status.value & ~(decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
            load_next_c = '1;
        end else if(hwif_in.GPE0_STATUS_LO.gpe_status.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.GPE0_STATUS_LO.gpe_status.next;
            load_next_c = '1;
        end
        field_combo.GPE0_STATUS_LO.gpe_status.next = next_c;
        field_combo.GPE0_STATUS_LO.gpe_status.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.GPE0_STATUS_LO.gpe_status.value <= 16'h0;
        end else begin
            if(field_combo.GPE0_STATUS_LO.gpe_status.load_next) begin
                field_storage.GPE0_STATUS_LO.gpe_status.value <= field_combo.GPE0_STATUS_LO.gpe_status.next;
            end
        end
    end
    // Field: pm_acpi_regs.GPE0_STATUS_HI.gpe_status
    always_comb begin
        automatic logic [15:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.GPE0_STATUS_HI.gpe_status.value;
        load_next_c = '0;
        if(decoded_reg_strb.GPE0_STATUS_HI && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.GPE0_STATUS_HI.gpe_status.value & ~(decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
            load_next_c = '1;
        end else if(hwif_in.GPE0_STATUS_HI.gpe_status.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.GPE0_STATUS_HI.gpe_status.next;
            load_next_c = '1;
        end
        field_combo.GPE0_STATUS_HI.gpe_status.next = next_c;
        field_combo.GPE0_STATUS_HI.gpe_status.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.GPE0_STATUS_HI.gpe_status.value <= 16'h0;
        end else begin
            if(field_combo.GPE0_STATUS_HI.gpe_status.load_next) begin
                field_storage.GPE0_STATUS_HI.gpe_status.value <= field_combo.GPE0_STATUS_HI.gpe_status.next;
            end
        end
    end
    // Field: pm_acpi_regs.GPE0_ENABLE_LO.gpe_enable
    always_comb begin
        automatic logic [15:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.GPE0_ENABLE_LO.gpe_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.GPE0_ENABLE_LO && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.GPE0_ENABLE_LO.gpe_enable.value & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
            load_next_c = '1;
        end
        field_combo.GPE0_ENABLE_LO.gpe_enable.next = next_c;
        field_combo.GPE0_ENABLE_LO.gpe_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.GPE0_ENABLE_LO.gpe_enable.value <= 16'h0;
        end else begin
            if(field_combo.GPE0_ENABLE_LO.gpe_enable.load_next) begin
                field_storage.GPE0_ENABLE_LO.gpe_enable.value <= field_combo.GPE0_ENABLE_LO.gpe_enable.next;
            end
        end
    end
    assign hwif_out.GPE0_ENABLE_LO.gpe_enable.value = field_storage.GPE0_ENABLE_LO.gpe_enable.value;
    // Field: pm_acpi_regs.GPE0_ENABLE_HI.gpe_enable
    always_comb begin
        automatic logic [15:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.GPE0_ENABLE_HI.gpe_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.GPE0_ENABLE_HI && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.GPE0_ENABLE_HI.gpe_enable.value & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
            load_next_c = '1;
        end
        field_combo.GPE0_ENABLE_HI.gpe_enable.next = next_c;
        field_combo.GPE0_ENABLE_HI.gpe_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.GPE0_ENABLE_HI.gpe_enable.value <= 16'h0;
        end else begin
            if(field_combo.GPE0_ENABLE_HI.gpe_enable.load_next) begin
                field_storage.GPE0_ENABLE_HI.gpe_enable.value <= field_combo.GPE0_ENABLE_HI.gpe_enable.next;
            end
        end
    end
    assign hwif_out.GPE0_ENABLE_HI.gpe_enable.value = field_storage.GPE0_ENABLE_HI.gpe_enable.value;
    // Field: pm_acpi_regs.CLOCK_GATE_CTRL.clk_gate_ctrl
    always_comb begin
        automatic logic [31:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.CLOCK_GATE_CTRL.clk_gate_ctrl.value;
        load_next_c = '0;
        if(decoded_reg_strb.CLOCK_GATE_CTRL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.CLOCK_GATE_CTRL.clk_gate_ctrl.value & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
            load_next_c = '1;
        end
        field_combo.CLOCK_GATE_CTRL.clk_gate_ctrl.next = next_c;
        field_combo.CLOCK_GATE_CTRL.clk_gate_ctrl.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.CLOCK_GATE_CTRL.clk_gate_ctrl.value <= 32'hffffffff;
        end else begin
            if(field_combo.CLOCK_GATE_CTRL.clk_gate_ctrl.load_next) begin
                field_storage.CLOCK_GATE_CTRL.clk_gate_ctrl.value <= field_combo.CLOCK_GATE_CTRL.clk_gate_ctrl.next;
            end
        end
    end
    assign hwif_out.CLOCK_GATE_CTRL.clk_gate_ctrl.value = field_storage.CLOCK_GATE_CTRL.clk_gate_ctrl.value;
    // Field: pm_acpi_regs.POWER_DOMAIN_CTRL.pwr_domain_ctrl
    always_comb begin
        automatic logic [7:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.POWER_DOMAIN_CTRL.pwr_domain_ctrl.value;
        load_next_c = '0;
        if(decoded_reg_strb.POWER_DOMAIN_CTRL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.POWER_DOMAIN_CTRL.pwr_domain_ctrl.value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo.POWER_DOMAIN_CTRL.pwr_domain_ctrl.next = next_c;
        field_combo.POWER_DOMAIN_CTRL.pwr_domain_ctrl.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.POWER_DOMAIN_CTRL.pwr_domain_ctrl.value <= 8'hff;
        end else begin
            if(field_combo.POWER_DOMAIN_CTRL.pwr_domain_ctrl.load_next) begin
                field_storage.POWER_DOMAIN_CTRL.pwr_domain_ctrl.value <= field_combo.POWER_DOMAIN_CTRL.pwr_domain_ctrl.next;
            end
        end
    end
    assign hwif_out.POWER_DOMAIN_CTRL.pwr_domain_ctrl.value = field_storage.POWER_DOMAIN_CTRL.pwr_domain_ctrl.value;
    // Field: pm_acpi_regs.WAKE_STATUS.gpe_wake
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_STATUS.gpe_wake.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.WAKE_STATUS.gpe_wake.value & ~(decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end else if(hwif_in.WAKE_STATUS.gpe_wake.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.WAKE_STATUS.gpe_wake.next;
            load_next_c = '1;
        end
        field_combo.WAKE_STATUS.gpe_wake.next = next_c;
        field_combo.WAKE_STATUS.gpe_wake.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_STATUS.gpe_wake.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_STATUS.gpe_wake.load_next) begin
                field_storage.WAKE_STATUS.gpe_wake.value <= field_combo.WAKE_STATUS.gpe_wake.next;
            end
        end
    end
    // Field: pm_acpi_regs.WAKE_STATUS.pwrbtn_wake
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_STATUS.pwrbtn_wake.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.WAKE_STATUS.pwrbtn_wake.value & ~(decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else if(hwif_in.WAKE_STATUS.pwrbtn_wake.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.WAKE_STATUS.pwrbtn_wake.next;
            load_next_c = '1;
        end
        field_combo.WAKE_STATUS.pwrbtn_wake.next = next_c;
        field_combo.WAKE_STATUS.pwrbtn_wake.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_STATUS.pwrbtn_wake.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_STATUS.pwrbtn_wake.load_next) begin
                field_storage.WAKE_STATUS.pwrbtn_wake.value <= field_combo.WAKE_STATUS.pwrbtn_wake.next;
            end
        end
    end
    // Field: pm_acpi_regs.WAKE_STATUS.rtc_wake
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_STATUS.rtc_wake.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.WAKE_STATUS.rtc_wake.value & ~(decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end else if(hwif_in.WAKE_STATUS.rtc_wake.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.WAKE_STATUS.rtc_wake.next;
            load_next_c = '1;
        end
        field_combo.WAKE_STATUS.rtc_wake.next = next_c;
        field_combo.WAKE_STATUS.rtc_wake.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_STATUS.rtc_wake.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_STATUS.rtc_wake.load_next) begin
                field_storage.WAKE_STATUS.rtc_wake.value <= field_combo.WAKE_STATUS.rtc_wake.next;
            end
        end
    end
    // Field: pm_acpi_regs.WAKE_STATUS.ext_wake
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_STATUS.ext_wake.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_STATUS && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.WAKE_STATUS.ext_wake.value & ~(decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end else if(hwif_in.WAKE_STATUS.ext_wake.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.WAKE_STATUS.ext_wake.next;
            load_next_c = '1;
        end
        field_combo.WAKE_STATUS.ext_wake.next = next_c;
        field_combo.WAKE_STATUS.ext_wake.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_STATUS.ext_wake.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_STATUS.ext_wake.load_next) begin
                field_storage.WAKE_STATUS.ext_wake.value <= field_combo.WAKE_STATUS.ext_wake.next;
            end
        end
    end
    // Field: pm_acpi_regs.WAKE_ENABLE.gpe_wake_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_ENABLE.gpe_wake_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.WAKE_ENABLE.gpe_wake_en.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.WAKE_ENABLE.gpe_wake_en.next = next_c;
        field_combo.WAKE_ENABLE.gpe_wake_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_ENABLE.gpe_wake_en.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_ENABLE.gpe_wake_en.load_next) begin
                field_storage.WAKE_ENABLE.gpe_wake_en.value <= field_combo.WAKE_ENABLE.gpe_wake_en.next;
            end
        end
    end
    assign hwif_out.WAKE_ENABLE.gpe_wake_en.value = field_storage.WAKE_ENABLE.gpe_wake_en.value;
    // Field: pm_acpi_regs.WAKE_ENABLE.pwrbtn_wake_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_ENABLE.pwrbtn_wake_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.WAKE_ENABLE.pwrbtn_wake_en.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end
        field_combo.WAKE_ENABLE.pwrbtn_wake_en.next = next_c;
        field_combo.WAKE_ENABLE.pwrbtn_wake_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_ENABLE.pwrbtn_wake_en.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_ENABLE.pwrbtn_wake_en.load_next) begin
                field_storage.WAKE_ENABLE.pwrbtn_wake_en.value <= field_combo.WAKE_ENABLE.pwrbtn_wake_en.next;
            end
        end
    end
    assign hwif_out.WAKE_ENABLE.pwrbtn_wake_en.value = field_storage.WAKE_ENABLE.pwrbtn_wake_en.value;
    // Field: pm_acpi_regs.WAKE_ENABLE.rtc_wake_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_ENABLE.rtc_wake_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.WAKE_ENABLE.rtc_wake_en.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end
        field_combo.WAKE_ENABLE.rtc_wake_en.next = next_c;
        field_combo.WAKE_ENABLE.rtc_wake_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_ENABLE.rtc_wake_en.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_ENABLE.rtc_wake_en.load_next) begin
                field_storage.WAKE_ENABLE.rtc_wake_en.value <= field_combo.WAKE_ENABLE.rtc_wake_en.next;
            end
        end
    end
    assign hwif_out.WAKE_ENABLE.rtc_wake_en.value = field_storage.WAKE_ENABLE.rtc_wake_en.value;
    // Field: pm_acpi_regs.WAKE_ENABLE.ext_wake_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.WAKE_ENABLE.ext_wake_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.WAKE_ENABLE && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.WAKE_ENABLE.ext_wake_en.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end
        field_combo.WAKE_ENABLE.ext_wake_en.next = next_c;
        field_combo.WAKE_ENABLE.ext_wake_en.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.WAKE_ENABLE.ext_wake_en.value <= 1'h0;
        end else begin
            if(field_combo.WAKE_ENABLE.ext_wake_en.load_next) begin
                field_storage.WAKE_ENABLE.ext_wake_en.value <= field_combo.WAKE_ENABLE.ext_wake_en.next;
            end
        end
    end
    assign hwif_out.WAKE_ENABLE.ext_wake_en.value = field_storage.WAKE_ENABLE.ext_wake_en.value;
    // Field: pm_acpi_regs.RESET_CTRL.sys_reset
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.RESET_CTRL.sys_reset.value;
        load_next_c = '0;
        if(decoded_reg_strb.RESET_CTRL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.RESET_CTRL.sys_reset.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.RESET_CTRL.sys_reset.next;
            load_next_c = '1;
        end
        field_combo.RESET_CTRL.sys_reset.next = next_c;
        field_combo.RESET_CTRL.sys_reset.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.RESET_CTRL.sys_reset.value <= 1'h0;
        end else begin
            if(field_combo.RESET_CTRL.sys_reset.load_next) begin
                field_storage.RESET_CTRL.sys_reset.value <= field_combo.RESET_CTRL.sys_reset.next;
            end
        end
    end
    assign hwif_out.RESET_CTRL.sys_reset.value = field_storage.RESET_CTRL.sys_reset.value;
    // Field: pm_acpi_regs.RESET_CTRL.periph_reset
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.RESET_CTRL.periph_reset.value;
        load_next_c = '0;
        if(decoded_reg_strb.RESET_CTRL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.RESET_CTRL.periph_reset.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.RESET_CTRL.periph_reset.next;
            load_next_c = '1;
        end
        field_combo.RESET_CTRL.periph_reset.next = next_c;
        field_combo.RESET_CTRL.periph_reset.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.RESET_CTRL.periph_reset.value <= 1'h0;
        end else begin
            if(field_combo.RESET_CTRL.periph_reset.load_next) begin
                field_storage.RESET_CTRL.periph_reset.value <= field_combo.RESET_CTRL.periph_reset.next;
            end
        end
    end
    assign hwif_out.RESET_CTRL.periph_reset.value = field_storage.RESET_CTRL.periph_reset.value;

    //--------------------------------------------------------------------------
    // Write response
    //--------------------------------------------------------------------------
    assign cpuif_wr_ack = decoded_req & decoded_req_is_wr;
    // Writes are always granted with no error response
    assign cpuif_wr_err = '0;

    //--------------------------------------------------------------------------
    // Readback
    //--------------------------------------------------------------------------

    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;

    // Assign readback values to a flattened array
    logic [31:0] readback_array[21];
    assign readback_array[0][0:0] = (decoded_reg_strb.ACPI_CONTROL && !decoded_req_is_wr) ? field_storage.ACPI_CONTROL.acpi_enable.value : '0;
    assign readback_array[0][1:1] = (decoded_reg_strb.ACPI_CONTROL && !decoded_req_is_wr) ? field_storage.ACPI_CONTROL.pm_timer_enable.value : '0;
    assign readback_array[0][2:2] = (decoded_reg_strb.ACPI_CONTROL && !decoded_req_is_wr) ? field_storage.ACPI_CONTROL.gpe_enable.value : '0;
    assign readback_array[0][3:3] = '0;
    assign readback_array[0][5:4] = (decoded_reg_strb.ACPI_CONTROL && !decoded_req_is_wr) ? hwif_in.ACPI_CONTROL.current_state.next : '0;
    assign readback_array[0][6:6] = (decoded_reg_strb.ACPI_CONTROL && !decoded_req_is_wr) ? field_storage.ACPI_CONTROL.low_power_req.value : '0;
    assign readback_array[0][7:7] = (decoded_reg_strb.ACPI_CONTROL && !decoded_req_is_wr) ? field_storage.ACPI_CONTROL.soft_reset.value : '0;
    assign readback_array[0][31:8] = (decoded_reg_strb.ACPI_CONTROL && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[1][0:0] = (decoded_reg_strb.ACPI_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_STATUS.pme_status.value : '0;
    assign readback_array[1][1:1] = (decoded_reg_strb.ACPI_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_STATUS.wake_status.value : '0;
    assign readback_array[1][2:2] = (decoded_reg_strb.ACPI_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_STATUS.timer_overflow.value : '0;
    assign readback_array[1][3:3] = (decoded_reg_strb.ACPI_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_STATUS.state_transition.value : '0;
    assign readback_array[1][31:4] = (decoded_reg_strb.ACPI_STATUS && !decoded_req_is_wr) ? 28'h0 : '0;
    assign readback_array[2][0:0] = (decoded_reg_strb.ACPI_INT_ENABLE && !decoded_req_is_wr) ? field_storage.ACPI_INT_ENABLE.pme_enable.value : '0;
    assign readback_array[2][1:1] = (decoded_reg_strb.ACPI_INT_ENABLE && !decoded_req_is_wr) ? field_storage.ACPI_INT_ENABLE.wake_enable.value : '0;
    assign readback_array[2][2:2] = (decoded_reg_strb.ACPI_INT_ENABLE && !decoded_req_is_wr) ? field_storage.ACPI_INT_ENABLE.timer_ovf_enable.value : '0;
    assign readback_array[2][3:3] = (decoded_reg_strb.ACPI_INT_ENABLE && !decoded_req_is_wr) ? field_storage.ACPI_INT_ENABLE.state_trans_enable.value : '0;
    assign readback_array[2][4:4] = (decoded_reg_strb.ACPI_INT_ENABLE && !decoded_req_is_wr) ? field_storage.ACPI_INT_ENABLE.pm1_enable.value : '0;
    assign readback_array[2][5:5] = (decoded_reg_strb.ACPI_INT_ENABLE && !decoded_req_is_wr) ? field_storage.ACPI_INT_ENABLE.gpe_int_enable.value : '0;
    assign readback_array[2][31:6] = (decoded_reg_strb.ACPI_INT_ENABLE && !decoded_req_is_wr) ? 26'h0 : '0;
    assign readback_array[3][0:0] = (decoded_reg_strb.ACPI_INT_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_INT_STATUS.pme_int.value : '0;
    assign readback_array[3][1:1] = (decoded_reg_strb.ACPI_INT_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_INT_STATUS.wake_int.value : '0;
    assign readback_array[3][2:2] = (decoded_reg_strb.ACPI_INT_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_INT_STATUS.timer_ovf_int.value : '0;
    assign readback_array[3][3:3] = (decoded_reg_strb.ACPI_INT_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_INT_STATUS.state_trans_int.value : '0;
    assign readback_array[3][4:4] = (decoded_reg_strb.ACPI_INT_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_INT_STATUS.pm1_int.value : '0;
    assign readback_array[3][5:5] = (decoded_reg_strb.ACPI_INT_STATUS && !decoded_req_is_wr) ? field_storage.ACPI_INT_STATUS.gpe_int.value : '0;
    assign readback_array[3][31:6] = (decoded_reg_strb.ACPI_INT_STATUS && !decoded_req_is_wr) ? 26'h0 : '0;
    assign readback_array[4][2:0] = (decoded_reg_strb.PM1_CONTROL && !decoded_req_is_wr) ? field_storage.PM1_CONTROL.sleep_type.value : '0;
    assign readback_array[4][3:3] = (decoded_reg_strb.PM1_CONTROL && !decoded_req_is_wr) ? field_storage.PM1_CONTROL.sleep_enable.value : '0;
    assign readback_array[4][4:4] = (decoded_reg_strb.PM1_CONTROL && !decoded_req_is_wr) ? field_storage.PM1_CONTROL.pwrbtn_ovr.value : '0;
    assign readback_array[4][5:5] = (decoded_reg_strb.PM1_CONTROL && !decoded_req_is_wr) ? field_storage.PM1_CONTROL.slpbtn_ovr.value : '0;
    assign readback_array[4][31:6] = (decoded_reg_strb.PM1_CONTROL && !decoded_req_is_wr) ? 26'h0 : '0;
    assign readback_array[5][0:0] = (decoded_reg_strb.PM1_STATUS && !decoded_req_is_wr) ? field_storage.PM1_STATUS.tmr_sts.value : '0;
    assign readback_array[5][1:1] = (decoded_reg_strb.PM1_STATUS && !decoded_req_is_wr) ? field_storage.PM1_STATUS.pwrbtn_sts.value : '0;
    assign readback_array[5][2:2] = (decoded_reg_strb.PM1_STATUS && !decoded_req_is_wr) ? field_storage.PM1_STATUS.slpbtn_sts.value : '0;
    assign readback_array[5][3:3] = (decoded_reg_strb.PM1_STATUS && !decoded_req_is_wr) ? field_storage.PM1_STATUS.rtc_sts.value : '0;
    assign readback_array[5][4:4] = (decoded_reg_strb.PM1_STATUS && !decoded_req_is_wr) ? field_storage.PM1_STATUS.wak_sts.value : '0;
    assign readback_array[5][31:5] = (decoded_reg_strb.PM1_STATUS && !decoded_req_is_wr) ? 27'h0 : '0;
    assign readback_array[6][0:0] = (decoded_reg_strb.PM1_ENABLE && !decoded_req_is_wr) ? field_storage.PM1_ENABLE.tmr_en.value : '0;
    assign readback_array[6][1:1] = (decoded_reg_strb.PM1_ENABLE && !decoded_req_is_wr) ? field_storage.PM1_ENABLE.pwrbtn_en.value : '0;
    assign readback_array[6][2:2] = (decoded_reg_strb.PM1_ENABLE && !decoded_req_is_wr) ? field_storage.PM1_ENABLE.slpbtn_en.value : '0;
    assign readback_array[6][3:3] = (decoded_reg_strb.PM1_ENABLE && !decoded_req_is_wr) ? field_storage.PM1_ENABLE.rtc_en.value : '0;
    assign readback_array[6][31:4] = (decoded_reg_strb.PM1_ENABLE && !decoded_req_is_wr) ? 28'h0 : '0;
    assign readback_array[7][31:0] = (decoded_reg_strb.PM_TIMER_VALUE && !decoded_req_is_wr) ? hwif_in.PM_TIMER_VALUE.timer_value.next : '0;
    assign readback_array[8][15:0] = (decoded_reg_strb.PM_TIMER_CONFIG && !decoded_req_is_wr) ? field_storage.PM_TIMER_CONFIG.timer_div.value : '0;
    assign readback_array[8][31:16] = (decoded_reg_strb.PM_TIMER_CONFIG && !decoded_req_is_wr) ? 16'h0 : '0;
    assign readback_array[9][15:0] = (decoded_reg_strb.GPE0_STATUS_LO && !decoded_req_is_wr) ? field_storage.GPE0_STATUS_LO.gpe_status.value : '0;
    assign readback_array[9][31:16] = (decoded_reg_strb.GPE0_STATUS_LO && !decoded_req_is_wr) ? 16'h0 : '0;
    assign readback_array[10][15:0] = (decoded_reg_strb.GPE0_STATUS_HI && !decoded_req_is_wr) ? field_storage.GPE0_STATUS_HI.gpe_status.value : '0;
    assign readback_array[10][31:16] = (decoded_reg_strb.GPE0_STATUS_HI && !decoded_req_is_wr) ? 16'h0 : '0;
    assign readback_array[11][15:0] = (decoded_reg_strb.GPE0_ENABLE_LO && !decoded_req_is_wr) ? field_storage.GPE0_ENABLE_LO.gpe_enable.value : '0;
    assign readback_array[11][31:16] = (decoded_reg_strb.GPE0_ENABLE_LO && !decoded_req_is_wr) ? 16'h0 : '0;
    assign readback_array[12][15:0] = (decoded_reg_strb.GPE0_ENABLE_HI && !decoded_req_is_wr) ? field_storage.GPE0_ENABLE_HI.gpe_enable.value : '0;
    assign readback_array[12][31:16] = (decoded_reg_strb.GPE0_ENABLE_HI && !decoded_req_is_wr) ? 16'h0 : '0;
    assign readback_array[13][31:0] = (decoded_reg_strb.CLOCK_GATE_CTRL && !decoded_req_is_wr) ? field_storage.CLOCK_GATE_CTRL.clk_gate_ctrl.value : '0;
    assign readback_array[14][31:0] = (decoded_reg_strb.CLOCK_GATE_STATUS && !decoded_req_is_wr) ? hwif_in.CLOCK_GATE_STATUS.clk_gate_status.next : '0;
    assign readback_array[15][7:0] = (decoded_reg_strb.POWER_DOMAIN_CTRL && !decoded_req_is_wr) ? field_storage.POWER_DOMAIN_CTRL.pwr_domain_ctrl.value : '0;
    assign readback_array[15][31:8] = (decoded_reg_strb.POWER_DOMAIN_CTRL && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[16][7:0] = (decoded_reg_strb.POWER_DOMAIN_STATUS && !decoded_req_is_wr) ? hwif_in.POWER_DOMAIN_STATUS.pwr_domain_status.next : '0;
    assign readback_array[16][31:8] = (decoded_reg_strb.POWER_DOMAIN_STATUS && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[17][0:0] = (decoded_reg_strb.WAKE_STATUS && !decoded_req_is_wr) ? field_storage.WAKE_STATUS.gpe_wake.value : '0;
    assign readback_array[17][1:1] = (decoded_reg_strb.WAKE_STATUS && !decoded_req_is_wr) ? field_storage.WAKE_STATUS.pwrbtn_wake.value : '0;
    assign readback_array[17][2:2] = (decoded_reg_strb.WAKE_STATUS && !decoded_req_is_wr) ? field_storage.WAKE_STATUS.rtc_wake.value : '0;
    assign readback_array[17][3:3] = (decoded_reg_strb.WAKE_STATUS && !decoded_req_is_wr) ? field_storage.WAKE_STATUS.ext_wake.value : '0;
    assign readback_array[17][31:4] = (decoded_reg_strb.WAKE_STATUS && !decoded_req_is_wr) ? 28'h0 : '0;
    assign readback_array[18][0:0] = (decoded_reg_strb.WAKE_ENABLE && !decoded_req_is_wr) ? field_storage.WAKE_ENABLE.gpe_wake_en.value : '0;
    assign readback_array[18][1:1] = (decoded_reg_strb.WAKE_ENABLE && !decoded_req_is_wr) ? field_storage.WAKE_ENABLE.pwrbtn_wake_en.value : '0;
    assign readback_array[18][2:2] = (decoded_reg_strb.WAKE_ENABLE && !decoded_req_is_wr) ? field_storage.WAKE_ENABLE.rtc_wake_en.value : '0;
    assign readback_array[18][3:3] = (decoded_reg_strb.WAKE_ENABLE && !decoded_req_is_wr) ? field_storage.WAKE_ENABLE.ext_wake_en.value : '0;
    assign readback_array[18][31:4] = (decoded_reg_strb.WAKE_ENABLE && !decoded_req_is_wr) ? 28'h0 : '0;
    assign readback_array[19][0:0] = (decoded_reg_strb.RESET_CTRL && !decoded_req_is_wr) ? field_storage.RESET_CTRL.sys_reset.value : '0;
    assign readback_array[19][1:1] = (decoded_reg_strb.RESET_CTRL && !decoded_req_is_wr) ? field_storage.RESET_CTRL.periph_reset.value : '0;
    assign readback_array[19][31:2] = (decoded_reg_strb.RESET_CTRL && !decoded_req_is_wr) ? 30'h0 : '0;
    assign readback_array[20][0:0] = (decoded_reg_strb.RESET_STATUS && !decoded_req_is_wr) ? hwif_in.RESET_STATUS.por_reset.next : '0;
    assign readback_array[20][1:1] = (decoded_reg_strb.RESET_STATUS && !decoded_req_is_wr) ? hwif_in.RESET_STATUS.wdt_reset.next : '0;
    assign readback_array[20][2:2] = (decoded_reg_strb.RESET_STATUS && !decoded_req_is_wr) ? hwif_in.RESET_STATUS.sw_reset.next : '0;
    assign readback_array[20][3:3] = (decoded_reg_strb.RESET_STATUS && !decoded_req_is_wr) ? hwif_in.RESET_STATUS.ext_reset.next : '0;
    assign readback_array[20][31:4] = (decoded_reg_strb.RESET_STATUS && !decoded_req_is_wr) ? 28'h0 : '0;

    // Reduce the array
    always_comb begin
        automatic logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<21; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end

    assign cpuif_rd_ack = readback_done;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;
endmodule
