
*** Running vivado
    with args -log RSACore.vds -m64 -mode batch -messageDb vivado.pb -notrace -source RSACore.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source RSACore.tcl -notrace
Command: synth_design -top RSACore -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-1223] The version limit for your license is '2016.09' and will expire in -50 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 245.957 ; gain = 72.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/Dig.design/RSACore.vhd:19]
INFO: [Synth 8-3491] module 'binary_RSA' declared at 'C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/binary_RSA.vhd:5' bound to instance 'Binary1' of component 'binary_RSA' [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/Dig.design/RSACore.vhd:123]
INFO: [Synth 8-638] synthesizing module 'binary_RSA' [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/binary_RSA.vhd:20]
INFO: [Synth 8-3491] module 'blakley_RSA' declared at 'C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/blakley_RSA.vhd:6' bound to instance 'Blakley1' of component 'blakley_RSA' [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/binary_RSA.vhd:112]
INFO: [Synth 8-638] synthesizing module 'blakley_RSA' [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/blakley_RSA.vhd:19]
WARNING: [Synth 8-614] signal 'Rint' is read in the process but is not in the sensitivity list [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/blakley_RSA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'blakley_RSA' (1#1) [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/blakley_RSA.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'binary_RSA' (2#1) [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/RSA_2016/binary_RSA.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (3#1) [C:/Users/Kjersti/Documents/Skole/Dig.design/Project/RSA2016/RSA2016.srcs/sources_1/imports/Dig.design/RSACore.vhd:19]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 280.203 ; gain = 106.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 280.203 ; gain = 106.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 280.203 ; gain = 106.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rsa_state_reg' in module 'RSACore'
INFO: [Synth 8-5544] ROM "rsa_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_state |                              001 |                              001
                  read_e |                              010 |                              010
                  read_n |                              011 |                              011
                  read_m |                              100 |                              100
                     rsa |                              101 |                              101
                 rsa_out |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rsa_state_reg' using encoding 'sequential' in module 'RSACore'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 327.656 ; gain = 154.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    130 Bit       Adders := 1     
	   2 Input    130 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 9     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    130 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 5     
	   4 Input    128 Bit        Muxes := 3     
	   7 Input    128 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RSACore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input    128 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 7     
Module blakley_RSA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    130 Bit       Adders := 1     
	   2 Input    130 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    130 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module binary_RSA 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 416.508 ; gain = 243.141
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 417.707 ; gain = 244.340
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 417.707 ; gain = 244.340

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 451.977 ; gain = 278.609
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 451.977 ; gain = 278.609

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 451.977 ; gain = 278.609
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 451.977 ; gain = 278.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 459.926 ; gain = 286.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 459.926 ; gain = 286.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.926 ; gain = 286.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.926 ; gain = 286.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.926 ; gain = 286.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.926 ; gain = 286.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   119|
|3     |LUT1   |   102|
|4     |LUT2   |   715|
|5     |LUT3   |   356|
|6     |LUT4   |   364|
|7     |LUT5   |   166|
|8     |LUT6   |    84|
|9     |MUXF7  |    25|
|10    |MUXF8  |    10|
|11    |FDCE   |   871|
|12    |FDPE   |   135|
|13    |FDRE   |   544|
|14    |LDC    |   128|
|15    |IBUF   |    36|
|16    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |  3689|
|2     |  Binary1    |binary_RSA  |  2582|
|3     |    Blakley1 |blakley_RSA |  1661|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.926 ; gain = 286.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 459.926 ; gain = 266.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.926 ; gain = 286.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LDC => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 509.648 ; gain = 317.926
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 509.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 15:12:47 2016...
