###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:21:49 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.024
= Slack Time                   -0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.574 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.683 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.813 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    0.977 | 
     | \tx_core/axi_master /U230  | B ^ -> Y ^             | OR2X1   | 0.144 | 0.203 |   1.754 |    1.180 | 
     | \tx_core/axi_master /U229  | A ^ -> Y v             | INVX2   | 1.037 | 0.566 |   2.320 |    1.746 | 
     | \tx_core/axi_master /U1260 | D v -> Y ^             | AOI22X1 | 0.244 | 0.528 |   2.848 |    2.274 | 
     | \tx_core/axi_master /U1262 | A ^ -> Y v             | NAND2X1 | 0.082 | 0.064 |   2.913 |    2.338 | 
     | \tx_core/axi_master /U1263 | C v -> Y ^             | AOI21X1 | 0.106 | 0.066 |   2.978 |    2.404 | 
     | \tx_core/axi_master /U1264 | B ^ -> Y v             | NAND2X1 | 0.065 | 0.046 |   3.024 |    2.450 | 
     |                            | \m_r_ach.ARADDR [12] v |         | 0.065 | 0.000 |   3.024 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.010
= Slack Time                   -0.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.560 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.666 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.764 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.880 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.053 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.702 | 
     | \tx_core/axi_master /U1237 | B ^ -> Y v             | AOI22X1 | 0.229 | 0.350 |   2.611 |    2.052 | 
     | \tx_core/axi_master /U1238 | B v -> Y ^             | NAND2X1 | 0.201 | 0.216 |   2.827 |    2.267 | 
     | \tx_core/axi_master /U1239 | C ^ -> Y v             | AOI21X1 | 0.143 | 0.102 |   2.929 |    2.370 | 
     | \tx_core/axi_master /U1240 | B v -> Y ^             | NAND2X1 | 0.085 | 0.080 |   3.009 |    2.450 | 
     |                            | \m_r_ach.ARADDR [16] ^ |         | 0.085 | 0.000 |   3.010 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.005
= Slack Time                   -0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.555 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.670 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.769 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.884 | 
     | \tx_core/axi_master /U230  | B v -> Y v            | OR2X1   | 0.119 | 0.174 |   1.613 |    1.058 | 
     | \tx_core/axi_master /U229  | A v -> Y ^            | INVX2   | 1.157 | 0.648 |   2.261 |    1.706 | 
     | \tx_core/axi_master /U1296 | B ^ -> Y v            | AOI22X1 | 0.229 | 0.337 |   2.598 |    2.043 | 
     | \tx_core/axi_master /U1298 | A v -> Y ^            | NAND2X1 | 0.179 | 0.205 |   2.803 |    2.248 | 
     | \tx_core/axi_master /U1299 | C ^ -> Y v            | AOI21X1 | 0.129 | 0.081 |   2.884 |    2.329 | 
     | \tx_core/axi_master /U1300 | B v -> Y ^            | NAND2X1 | 0.127 | 0.120 |   3.004 |    2.449 | 
     |                            | \m_r_ach.ARADDR [6] ^ |         | 0.127 | 0.001 |   3.005 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.005
= Slack Time                   -0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.555 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.703 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.833 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    0.996 | 
     | \tx_core/axi_master /U230  | B ^ -> Y ^             | OR2X1   | 0.144 | 0.203 |   1.754 |    1.200 | 
     | \tx_core/axi_master /U229  | A ^ -> Y v             | INVX2   | 1.037 | 0.566 |   2.320 |    1.765 | 
     | \tx_core/axi_master /U1224 | D v -> Y ^             | AOI22X1 | 0.215 | 0.494 |   2.814 |    2.259 | 
     | \tx_core/axi_master /U1226 | A ^ -> Y v             | NAND2X1 | 0.081 | 0.062 |   2.876 |    2.322 | 
     | \tx_core/axi_master /U1227 | C v -> Y ^             | AOI21X1 | 0.116 | 0.073 |   2.949 |    2.395 | 
     | \tx_core/axi_master /U1228 | B ^ -> Y v             | NAND2X1 | 0.060 | 0.055 |   3.004 |    2.450 | 
     |                            | \m_r_ach.ARADDR [18] v |         | 0.060 | 0.000 |   3.005 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.995
= Slack Time                   -0.545
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.545 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.680 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.779 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.894 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.068 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.716 | 
     | \tx_core/axi_master /U1206 | B ^ -> Y v             | AOI22X1 | 0.231 | 0.340 |   2.601 |    2.056 | 
     | \tx_core/axi_master /U1208 | A v -> Y ^             | NAND2X1 | 0.155 | 0.186 |   2.787 |    2.242 | 
     | \tx_core/axi_master /U1209 | C ^ -> Y v             | AOI21X1 | 0.128 | 0.075 |   2.862 |    2.317 | 
     | \tx_core/axi_master /U1210 | B v -> Y ^             | NAND2X1 | 0.148 | 0.131 |   2.993 |    2.448 | 
     |                            | \m_r_ach.ARADDR [21] ^ |         | 0.148 | 0.002 |   2.995 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.982
= Slack Time                   -0.532
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.532 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.725 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.855 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.019 | 
     | \tx_core/axi_master /U230  | B ^ -> Y ^             | OR2X1   | 0.144 | 0.203 |   1.754 |    1.222 | 
     | \tx_core/axi_master /U229  | A ^ -> Y v             | INVX2   | 1.037 | 0.566 |   2.320 |    1.788 | 
     | \tx_core/axi_master /U1266 | D v -> Y ^             | AOI22X1 | 0.218 | 0.493 |   2.813 |    2.280 | 
     | \tx_core/axi_master /U1268 | A ^ -> Y v             | NAND2X1 | 0.078 | 0.061 |   2.873 |    2.341 | 
     | \tx_core/axi_master /U1269 | C v -> Y ^             | AOI21X1 | 0.108 | 0.066 |   2.939 |    2.407 | 
     | \tx_core/axi_master /U1270 | B ^ -> Y v             | NAND2X1 | 0.049 | 0.043 |   2.982 |    2.450 | 
     |                            | \m_r_ach.ARADDR [11] v |         | 0.049 | 0.000 |   2.982 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.981
= Slack Time                   -0.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.531 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.727 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.856 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.020 | 
     | \tx_core/axi_master /U230  | B ^ -> Y ^             | OR2X1   | 0.144 | 0.203 |   1.754 |    1.223 | 
     | \tx_core/axi_master /U229  | A ^ -> Y v             | INVX2   | 1.037 | 0.566 |   2.320 |    1.789 | 
     | \tx_core/axi_master /U1218 | D v -> Y ^             | AOI22X1 | 0.180 | 0.401 |   2.721 |    2.190 | 
     | \tx_core/axi_master /U1220 | A ^ -> Y v             | NAND2X1 | 0.108 | 0.094 |   2.815 |    2.284 | 
     | \tx_core/axi_master /U1221 | C v -> Y ^             | AOI21X1 | 0.104 | 0.072 |   2.887 |    2.357 | 
     | \tx_core/axi_master /U1222 | B ^ -> Y v             | NAND2X1 | 0.112 | 0.092 |   2.979 |    2.448 | 
     |                            | \m_r_ach.ARADDR [19] v |         | 0.112 | 0.002 |   2.981 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.974
= Slack Time                   -0.524
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.524 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.702 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.800 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.916 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.089 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.737 | 
     | \tx_core/axi_master /U1171 | B ^ -> Y v             | AOI22X1 | 0.237 | 0.400 |   2.661 |    2.137 | 
     | \tx_core/axi_master /U1172 | B v -> Y ^             | NAND2X1 | 0.103 | 0.131 |   2.792 |    2.268 | 
     | \tx_core/axi_master /U1173 | C ^ -> Y v             | AOI21X1 | 0.131 | 0.066 |   2.858 |    2.334 | 
     | \tx_core/axi_master /U1174 | B v -> Y ^             | NAND2X1 | 0.121 | 0.115 |   2.973 |    2.449 | 
     |                            | \m_r_ach.ARADDR [27] ^ |         | 0.121 | 0.001 |   2.974 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.965
= Slack Time                   -0.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v          |         | 0.000 |       |   0.000 |   -0.515 | 
     | \tx_core/axi_master /U668  | A v -> Y ^            | INVX1   | 0.363 | 1.257 |   1.257 |    0.743 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v            | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.872 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^            | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.036 | 
     | \tx_core/axi_master /U230  | B ^ -> Y ^            | OR2X1   | 0.144 | 0.203 |   1.754 |    1.239 | 
     | \tx_core/axi_master /U229  | A ^ -> Y v            | INVX2   | 1.037 | 0.566 |   2.320 |    1.805 | 
     | \tx_core/axi_master /U1314 | D v -> Y ^            | AOI22X1 | 0.193 | 0.422 |   2.742 |    2.227 | 
     | \tx_core/axi_master /U1316 | A ^ -> Y v            | NAND2X1 | 0.082 | 0.072 |   2.815 |    2.300 | 
     | \tx_core/axi_master /U1317 | C v -> Y ^            | AOI21X1 | 0.106 | 0.066 |   2.881 |    2.366 | 
     | \tx_core/axi_master /U1318 | B ^ -> Y v            | NAND2X1 | 0.098 | 0.083 |   2.964 |    2.449 | 
     |                            | \m_r_ach.ARADDR [3] v |         | 0.098 | 0.001 |   2.965 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.958
= Slack Time                   -0.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.508 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.717 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.815 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.931 | 
     | \tx_core/axi_master /U230  | B v -> Y v            | OR2X1   | 0.119 | 0.174 |   1.613 |    1.105 | 
     | \tx_core/axi_master /U229  | A v -> Y ^            | INVX2   | 1.157 | 0.648 |   2.261 |    1.753 | 
     | \tx_core/axi_master /U1279 | B ^ -> Y v            | AOI22X1 | 0.232 | 0.394 |   2.655 |    2.147 | 
     | \tx_core/axi_master /U1280 | B v -> Y ^            | NAND2X1 | 0.102 | 0.119 |   2.774 |    2.266 | 
     | \tx_core/axi_master /U1281 | C ^ -> Y v            | AOI21X1 | 0.140 | 0.075 |   2.849 |    2.341 | 
     | \tx_core/axi_master /U1282 | B v -> Y ^            | NAND2X1 | 0.110 | 0.109 |   2.958 |    2.449 | 
     |                            | \m_r_ach.ARADDR [9] ^ |         | 0.110 | 0.001 |   2.958 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.952
= Slack Time                   -0.502
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.502 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.724 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.822 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.937 | 
     | \tx_core/axi_master /U228  | B v -> Y v             | OR2X1   | 0.117 | 0.173 |   1.612 |    1.110 | 
     | \tx_core/axi_master /U227  | A v -> Y ^             | INVX2   | 1.136 | 0.656 |   2.268 |    1.766 | 
     | \tx_core/axi_master /U1182 | B ^ -> Y v             | AOI22X1 | 0.224 | 0.345 |   2.613 |    2.111 | 
     | \tx_core/axi_master /U1184 | A v -> Y ^             | NAND2X1 | 0.126 | 0.159 |   2.772 |    2.270 | 
     | \tx_core/axi_master /U1185 | C ^ -> Y v             | AOI21X1 | 0.131 | 0.071 |   2.843 |    2.341 | 
     | \tx_core/axi_master /U1186 | B v -> Y ^             | NAND2X1 | 0.116 | 0.108 |   2.951 |    2.449 | 
     |                            | \m_r_ach.ARADDR [25] ^ |         | 0.116 | 0.001 |   2.952 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.950
= Slack Time                   -0.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.500 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.725 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.823 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.939 | 
     | \tx_core/axi_master /U230  | B v -> Y v            | OR2X1   | 0.119 | 0.174 |   1.613 |    1.112 | 
     | \tx_core/axi_master /U229  | A v -> Y ^            | INVX2   | 1.157 | 0.648 |   2.261 |    1.761 | 
     | \tx_core/axi_master /U1327 | B ^ -> Y v            | AOI22X1 | 0.235 | 0.318 |   2.579 |    2.079 | 
     | \tx_core/axi_master /U1328 | B v -> Y ^            | NAND2X1 | 0.133 | 0.161 |   2.740 |    2.239 | 
     | \tx_core/axi_master /U1329 | C ^ -> Y v            | AOI21X1 | 0.132 | 0.075 |   2.815 |    2.314 | 
     | \tx_core/axi_master /U1330 | B v -> Y ^            | NAND2X1 | 0.150 | 0.134 |   2.949 |    2.448 | 
     |                            | \m_r_ach.ARADDR [1] ^ |         | 0.150 | 0.002 |   2.950 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.934
= Slack Time                   -0.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.484 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.741 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.839 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.955 | 
     | \tx_core/axi_master /U228  | B v -> Y v            | OR2X1   | 0.117 | 0.173 |   1.612 |    1.128 | 
     | \tx_core/axi_master /U227  | A v -> Y ^            | INVX2   | 1.136 | 0.656 |   2.268 |    1.783 | 
     | \tx_core/axi_master /U1290 | B ^ -> Y v            | AOI22X1 | 0.225 | 0.352 |   2.619 |    2.135 | 
     | \tx_core/axi_master /U1292 | A v -> Y ^            | NAND2X1 | 0.135 | 0.168 |   2.787 |    2.303 | 
     | \tx_core/axi_master /U1293 | C ^ -> Y v            | AOI21X1 | 0.131 | 0.072 |   2.859 |    2.375 | 
     | \tx_core/axi_master /U1294 | B v -> Y ^            | NAND2X1 | 0.091 | 0.075 |   2.934 |    2.450 | 
     |                            | \m_r_ach.ARADDR [7] ^ |         | 0.091 | 0.000 |   2.934 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.924
= Slack Time                   -0.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.474 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.751 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.850 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.965 | 
     | \tx_core/axi_master /U230  | B v -> Y v            | OR2X1   | 0.119 | 0.174 |   1.613 |    1.139 | 
     | \tx_core/axi_master /U229  | A v -> Y ^            | INVX2   | 1.157 | 0.648 |   2.261 |    1.787 | 
     | \tx_core/axi_master /U1332 | B ^ -> Y v            | AOI22X1 | 0.230 | 0.370 |   2.631 |    2.157 | 
     | \tx_core/axi_master /U1334 | A v -> Y ^            | NAND2X1 | 0.111 | 0.147 |   2.778 |    2.304 | 
     | \tx_core/axi_master /U1335 | C ^ -> Y v            | AOI21X1 | 0.139 | 0.075 |   2.853 |    2.379 | 
     | \tx_core/axi_master /U1336 | B v -> Y ^            | NAND2X1 | 0.081 | 0.071 |   2.924 |    2.450 | 
     |                            | \m_r_ach.ARADDR [0] ^ |         | 0.081 | 0.000 |   2.924 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.923
= Slack Time                   -0.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.473 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.753 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.851 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.967 | 
     | \tx_core/axi_master /U228  | B v -> Y v             | OR2X1   | 0.117 | 0.173 |   1.612 |    1.140 | 
     | \tx_core/axi_master /U227  | A v -> Y ^             | INVX2   | 1.136 | 0.656 |   2.268 |    1.795 | 
     | \tx_core/axi_master /U1156 | B ^ -> Y v             | AOI22X1 | 0.252 | 0.311 |   2.579 |    2.106 | 
     | \tx_core/axi_master /U1158 | A v -> Y ^             | NAND2X1 | 0.116 | 0.154 |   2.733 |    2.260 | 
     | \tx_core/axi_master /U1159 | C ^ -> Y v             | AOI21X1 | 0.131 | 0.069 |   2.801 |    2.329 | 
     | \tx_core/axi_master /U1160 | B v -> Y ^             | NAND2X1 | 0.118 | 0.120 |   2.921 |    2.449 | 
     |                            | \m_r_ach.ARADDR [29] ^ |         | 0.118 | 0.001 |   2.923 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.918
= Slack Time                   -0.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.468 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.757 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.855 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.971 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.145 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.793 | 
     | \tx_core/axi_master /U1272 | B ^ -> Y v             | AOI22X1 | 0.231 | 0.356 |   2.618 |    2.149 | 
     | \tx_core/axi_master /U1274 | A v -> Y ^             | NAND2X1 | 0.098 | 0.129 |   2.747 |    2.279 | 
     | \tx_core/axi_master /U1275 | C ^ -> Y v             | AOI21X1 | 0.135 | 0.069 |   2.816 |    2.347 | 
     | \tx_core/axi_master /U1276 | B v -> Y ^             | NAND2X1 | 0.104 | 0.102 |   2.918 |    2.449 | 
     |                            | \m_r_ach.ARADDR [10] ^ |         | 0.104 | 0.001 |   2.918 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.918
= Slack Time                   -0.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.468 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.757 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.856 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.971 | 
     | \tx_core/axi_master /U228  | B v -> Y v            | OR2X1   | 0.117 | 0.173 |   1.612 |    1.144 | 
     | \tx_core/axi_master /U227  | A v -> Y ^            | INVX2   | 1.136 | 0.656 |   2.268 |    1.800 | 
     | \tx_core/axi_master /U1303 | B ^ -> Y v            | AOI22X1 | 0.225 | 0.289 |   2.556 |    2.088 | 
     | \tx_core/axi_master /U1304 | B v -> Y ^            | NAND2X1 | 0.139 | 0.160 |   2.716 |    2.248 | 
     | \tx_core/axi_master /U1305 | C ^ -> Y v            | AOI21X1 | 0.130 | 0.073 |   2.789 |    2.321 | 
     | \tx_core/axi_master /U1306 | B v -> Y ^            | NAND2X1 | 0.143 | 0.128 |   2.917 |    2.449 | 
     |                            | \m_r_ach.ARADDR [5] ^ |         | 0.143 | 0.001 |   2.918 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.906
= Slack Time                   -0.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.456 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.769 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.868 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.983 | 
     | \tx_core/axi_master /U228  | B v -> Y v             | OR2X1   | 0.117 | 0.173 |   1.612 |    1.156 | 
     | \tx_core/axi_master /U227  | A v -> Y ^             | INVX2   | 1.136 | 0.656 |   2.268 |    1.812 | 
     | \tx_core/axi_master /U1141 | B ^ -> Y v             | AOI22X1 | 0.229 | 0.263 |   2.531 |    2.075 | 
     | \tx_core/axi_master /U1146 | A v -> Y ^             | NAND2X1 | 0.119 | 0.154 |   2.684 |    2.228 | 
     | \tx_core/axi_master /U1147 | C ^ -> Y v             | AOI21X1 | 0.128 | 0.067 |   2.752 |    2.296 | 
     | \tx_core/axi_master /U1148 | B v -> Y ^             | NAND2X1 | 0.169 | 0.152 |   2.904 |    2.448 | 
     |                            | \m_r_ach.ARADDR [31] ^ |         | 0.169 | 0.002 |   2.906 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.899
= Slack Time                   -0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.449 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.777 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.875 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.991 | 
     | \tx_core/axi_master /U230  | B v -> Y v            | OR2X1   | 0.119 | 0.174 |   1.613 |    1.164 | 
     | \tx_core/axi_master /U229  | A v -> Y ^            | INVX2   | 1.157 | 0.648 |   2.261 |    1.812 | 
     | \tx_core/axi_master /U1309 | B ^ -> Y v            | AOI22X1 | 0.229 | 0.300 |   2.562 |    2.113 | 
     | \tx_core/axi_master /U1310 | B v -> Y ^            | NAND2X1 | 0.122 | 0.145 |   2.707 |    2.258 | 
     | \tx_core/axi_master /U1311 | C ^ -> Y v            | AOI21X1 | 0.130 | 0.070 |   2.776 |    2.328 | 
     | \tx_core/axi_master /U1312 | B v -> Y ^            | NAND2X1 | 0.131 | 0.121 |   2.897 |    2.449 | 
     |                            | \m_r_ach.ARADDR [4] ^ |         | 0.131 | 0.001 |   2.899 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.899
= Slack Time                   -0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.449 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.777 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.875 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    0.991 | 
     | \tx_core/axi_master /U228  | B v -> Y v             | OR2X1   | 0.117 | 0.173 |   1.612 |    1.164 | 
     | \tx_core/axi_master /U227  | A v -> Y ^             | INVX2   | 1.136 | 0.656 |   2.268 |    1.819 | 
     | \tx_core/axi_master /U1242 | B ^ -> Y v             | AOI22X1 | 0.222 | 0.348 |   2.616 |    2.167 | 
     | \tx_core/axi_master /U1244 | A v -> Y ^             | NAND2X1 | 0.099 | 0.131 |   2.747 |    2.299 | 
     | \tx_core/axi_master /U1245 | C ^ -> Y v             | AOI21X1 | 0.131 | 0.065 |   2.812 |    2.364 | 
     | \tx_core/axi_master /U1246 | B v -> Y ^             | NAND2X1 | 0.094 | 0.086 |   2.898 |    2.450 | 
     |                            | \m_r_ach.ARADDR [15] ^ |         | 0.094 | 0.000 |   2.899 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.896
= Slack Time                   -0.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.446 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.812 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.941 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.105 | 
     | \tx_core/axi_master /U228  | B ^ -> Y ^             | OR2X1   | 0.143 | 0.202 |   1.753 |    1.308 | 
     | \tx_core/axi_master /U227  | A ^ -> Y v             | INVX2   | 1.007 | 0.577 |   2.330 |    1.885 | 
     | \tx_core/axi_master /U1255 | B v -> Y ^             | AOI22X1 | 0.186 | 0.388 |   2.718 |    2.272 | 
     | \tx_core/axi_master /U1256 | B ^ -> Y v             | NAND2X1 | 0.081 | 0.069 |   2.786 |    2.341 | 
     | \tx_core/axi_master /U1257 | C v -> Y ^             | AOI21X1 | 0.107 | 0.066 |   2.853 |    2.407 | 
     | \tx_core/axi_master /U1258 | B ^ -> Y v             | NAND2X1 | 0.061 | 0.043 |   2.895 |    2.450 | 
     |                            | \m_r_ach.ARADDR [13] v |         | 0.061 | 0.000 |   2.896 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.895
= Slack Time                   -0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.445 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.812 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.942 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.106 | 
     | \tx_core/axi_master /U228  | B ^ -> Y ^             | OR2X1   | 0.143 | 0.202 |   1.753 |    1.308 | 
     | \tx_core/axi_master /U227  | A ^ -> Y v             | INVX2   | 1.007 | 0.577 |   2.330 |    1.885 | 
     | \tx_core/axi_master /U1249 | B v -> Y ^             | AOI22X1 | 0.181 | 0.379 |   2.709 |    2.264 | 
     | \tx_core/axi_master /U1250 | B ^ -> Y v             | NAND2X1 | 0.079 | 0.066 |   2.776 |    2.331 | 
     | \tx_core/axi_master /U1251 | C v -> Y ^             | AOI21X1 | 0.111 | 0.069 |   2.844 |    2.399 | 
     | \tx_core/axi_master /U1252 | B ^ -> Y v             | NAND2X1 | 0.068 | 0.051 |   2.895 |    2.450 | 
     |                            | \m_r_ach.ARADDR [14] v |         | 0.068 | 0.000 |   2.895 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.889
= Slack Time                   -0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.439 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.819 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.948 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.112 | 
     | \tx_core/axi_master /U228  | B ^ -> Y ^             | OR2X1   | 0.143 | 0.202 |   1.753 |    1.315 | 
     | \tx_core/axi_master /U227  | A ^ -> Y v             | INVX2   | 1.007 | 0.577 |   2.330 |    1.891 | 
     | \tx_core/axi_master /U1189 | B v -> Y ^             | AOI22X1 | 0.181 | 0.362 |   2.692 |    2.254 | 
     | \tx_core/axi_master /U1190 | B ^ -> Y v             | NAND2X1 | 0.079 | 0.066 |   2.758 |    2.319 | 
     | \tx_core/axi_master /U1191 | C v -> Y ^             | AOI21X1 | 0.110 | 0.068 |   2.826 |    2.387 | 
     | \tx_core/axi_master /U1192 | B ^ -> Y v             | NAND2X1 | 0.078 | 0.062 |   2.888 |    2.449 | 
     |                            | \m_r_ach.ARADDR [24] v |         | 0.078 | 0.001 |   2.889 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.889
= Slack Time                   -0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.439 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.787 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.885 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    1.001 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.174 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.823 | 
     | \tx_core/axi_master /U1150 | B ^ -> Y v             | AOI22X1 | 0.227 | 0.366 |   2.627 |    2.189 | 
     | \tx_core/axi_master /U1152 | A v -> Y ^             | NAND2X1 | 0.095 | 0.126 |   2.753 |    2.315 | 
     | \tx_core/axi_master /U1153 | C ^ -> Y v             | AOI21X1 | 0.133 | 0.066 |   2.819 |    2.380 | 
     | \tx_core/axi_master /U1154 | B v -> Y ^             | NAND2X1 | 0.072 | 0.070 |   2.888 |    2.450 | 
     |                            | \m_r_ach.ARADDR [30] ^ |         | 0.072 | 0.000 |   2.889 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.885
= Slack Time                   -0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.435 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.790 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.889 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    1.004 | 
     | \tx_core/axi_master /U228  | B v -> Y v            | OR2X1   | 0.117 | 0.173 |   1.612 |    1.177 | 
     | \tx_core/axi_master /U227  | A v -> Y ^            | INVX2   | 1.136 | 0.656 |   2.268 |    1.833 | 
     | \tx_core/axi_master /U1285 | B ^ -> Y v            | AOI22X1 | 0.222 | 0.272 |   2.539 |    2.104 | 
     | \tx_core/axi_master /U1286 | B v -> Y ^            | NAND2X1 | 0.131 | 0.148 |   2.687 |    2.252 | 
     | \tx_core/axi_master /U1287 | C ^ -> Y v            | AOI21X1 | 0.129 | 0.071 |   2.758 |    2.323 | 
     | \tx_core/axi_master /U1288 | B v -> Y ^            | NAND2X1 | 0.138 | 0.126 |   2.884 |    2.449 | 
     |                            | \m_r_ach.ARADDR [8] ^ |         | 0.138 | 0.001 |   2.885 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.877
= Slack Time                   -0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.427 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.799 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.897 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    1.013 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.186 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.835 | 
     | \tx_core/axi_master /U1176 | B ^ -> Y v             | AOI22X1 | 0.222 | 0.261 |   2.523 |    2.096 | 
     | \tx_core/axi_master /U1178 | A v -> Y ^             | NAND2X1 | 0.111 | 0.146 |   2.669 |    2.242 | 
     | \tx_core/axi_master /U1179 | C ^ -> Y v             | AOI21X1 | 0.130 | 0.067 |   2.736 |    2.310 | 
     | \tx_core/axi_master /U1180 | B v -> Y ^             | NAND2X1 | 0.154 | 0.139 |   2.875 |    2.449 | 
     |                            | \m_r_ach.ARADDR [26] ^ |         | 0.154 | 0.001 |   2.877 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.874
= Slack Time                   -0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.424 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.833 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.963 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.127 | 
     | \tx_core/axi_master /U228  | B ^ -> Y ^             | OR2X1   | 0.143 | 0.202 |   1.753 |    1.329 | 
     | \tx_core/axi_master /U227  | A ^ -> Y v             | INVX2   | 1.007 | 0.577 |   2.330 |    1.906 | 
     | \tx_core/axi_master /U1195 | B v -> Y ^             | AOI22X1 | 0.190 | 0.357 |   2.688 |    2.264 | 
     | \tx_core/axi_master /U1196 | B ^ -> Y v             | NAND2X1 | 0.079 | 0.065 |   2.752 |    2.328 | 
     | \tx_core/axi_master /U1197 | C v -> Y ^             | AOI21X1 | 0.115 | 0.072 |   2.824 |    2.400 | 
     | \tx_core/axi_master /U1198 | B ^ -> Y v             | NAND2X1 | 0.067 | 0.050 |   2.874 |    2.450 | 
     |                            | \m_r_ach.ARADDR [23] v |         | 0.067 | 0.000 |   2.874 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.873
= Slack Time                   -0.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.000 |       |   0.000 |   -0.423 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v            | INVX1   | 0.286 | 1.225 |   1.225 |    0.802 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^            | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.901 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v            | NAND2X1 | 0.122 | 0.116 |   1.439 |    1.016 | 
     | \tx_core/axi_master /U228  | B v -> Y v            | OR2X1   | 0.117 | 0.173 |   1.612 |    1.189 | 
     | \tx_core/axi_master /U227  | A v -> Y ^            | INVX2   | 1.136 | 0.656 |   2.268 |    1.845 | 
     | \tx_core/axi_master /U1320 | B ^ -> Y v            | AOI22X1 | 0.221 | 0.330 |   2.597 |    2.174 | 
     | \tx_core/axi_master /U1322 | A v -> Y ^            | NAND2X1 | 0.104 | 0.138 |   2.735 |    2.312 | 
     | \tx_core/axi_master /U1323 | C ^ -> Y v            | AOI21X1 | 0.132 | 0.067 |   2.802 |    2.378 | 
     | \tx_core/axi_master /U1324 | B v -> Y ^            | NAND2X1 | 0.082 | 0.071 |   2.873 |    2.450 | 
     |                            | \m_r_ach.ARADDR [2] ^ |         | 0.082 | 0.000 |   2.873 |    2.450 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.871
= Slack Time                   -0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.421 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.805 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.903 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    1.018 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.192 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.840 | 
     | \tx_core/axi_master /U1230 | B ^ -> Y v             | AOI22X1 | 0.223 | 0.279 |   2.540 |    2.120 | 
     | \tx_core/axi_master /U1232 | A v -> Y ^             | NAND2X1 | 0.110 | 0.141 |   2.681 |    2.261 | 
     | \tx_core/axi_master /U1233 | C ^ -> Y v             | AOI21X1 | 0.128 | 0.065 |   2.747 |    2.326 | 
     | \tx_core/axi_master /U1234 | B v -> Y ^             | NAND2X1 | 0.132 | 0.123 |   2.870 |    2.449 | 
     |                            | \m_r_ach.ARADDR [17] ^ |         | 0.132 | 0.001 |   2.871 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.856
= Slack Time                   -0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  v           |         | 0.000 |       |   0.000 |   -0.406 | 
     | \tx_core/axi_master /U668  | A v -> Y ^             | INVX1   | 0.363 | 1.257 |   1.257 |    0.851 | 
     | \tx_core/axi_master /U1138 | A ^ -> Y v             | NOR2X1  | 0.112 | 0.130 |   1.387 |    0.981 | 
     | \tx_core/axi_master /U1139 | B v -> Y ^             | NAND2X1 | 0.176 | 0.164 |   1.551 |    1.145 | 
     | \tx_core/axi_master /U228  | B ^ -> Y ^             | OR2X1   | 0.143 | 0.202 |   1.753 |    1.347 | 
     | \tx_core/axi_master /U227  | A ^ -> Y v             | INVX2   | 1.007 | 0.577 |   2.330 |    1.924 | 
     | \tx_core/axi_master /U1213 | B v -> Y ^             | AOI22X1 | 0.188 | 0.359 |   2.690 |    2.283 | 
     | \tx_core/axi_master /U1214 | B ^ -> Y v             | NAND2X1 | 0.076 | 0.061 |   2.751 |    2.345 | 
     | \tx_core/axi_master /U1215 | C v -> Y ^             | AOI21X1 | 0.108 | 0.066 |   2.817 |    2.410 | 
     | \tx_core/axi_master /U1216 | B ^ -> Y v             | NAND2X1 | 0.058 | 0.039 |   2.856 |    2.450 | 
     |                            | \m_r_ach.ARADDR [20] v |         | 0.058 | 0.000 |   2.856 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.834
= Slack Time                   -0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.384 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.842 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.940 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    1.056 | 
     | \tx_core/axi_master /U228  | B v -> Y v             | OR2X1   | 0.117 | 0.173 |   1.612 |    1.229 | 
     | \tx_core/axi_master /U227  | A v -> Y ^             | INVX2   | 1.136 | 0.656 |   2.268 |    1.884 | 
     | \tx_core/axi_master /U1164 | B ^ -> Y v             | AOI22X1 | 0.229 | 0.248 |   2.515 |    2.132 | 
     | \tx_core/axi_master /U1166 | A v -> Y ^             | NAND2X1 | 0.112 | 0.148 |   2.663 |    2.279 | 
     | \tx_core/axi_master /U1167 | C ^ -> Y v             | AOI21X1 | 0.104 | 0.066 |   2.729 |    2.345 | 
     | \tx_core/axi_master /U1168 | B v -> Y ^             | NAND2X1 | 0.122 | 0.104 |   2.833 |    2.449 | 
     |                            | \m_r_ach.ARADDR [28] ^ |         | 0.122 | 0.001 |   2.834 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.823
= Slack Time                   -0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.000 |       |   0.000 |   -0.373 | 
     | \tx_core/axi_master /U668  | A ^ -> Y v             | INVX1   | 0.286 | 1.225 |   1.225 |    0.852 | 
     | \tx_core/axi_master /U1138 | A v -> Y ^             | NOR2X1  | 0.093 | 0.098 |   1.324 |    0.951 | 
     | \tx_core/axi_master /U1139 | B ^ -> Y v             | NAND2X1 | 0.122 | 0.116 |   1.439 |    1.066 | 
     | \tx_core/axi_master /U230  | B v -> Y v             | OR2X1   | 0.119 | 0.174 |   1.613 |    1.240 | 
     | \tx_core/axi_master /U229  | A v -> Y ^             | INVX2   | 1.157 | 0.648 |   2.261 |    1.888 | 
     | \tx_core/axi_master /U1200 | B ^ -> Y v             | AOI22X1 | 0.222 | 0.262 |   2.523 |    2.150 | 
     | \tx_core/axi_master /U1202 | A v -> Y ^             | NAND2X1 | 0.095 | 0.126 |   2.649 |    2.276 | 
     | \tx_core/axi_master /U1203 | C ^ -> Y v             | AOI21X1 | 0.130 | 0.063 |   2.712 |    2.339 | 
     | \tx_core/axi_master /U1204 | B v -> Y ^             | NAND2X1 | 0.116 | 0.110 |   2.822 |    2.449 | 
     |                            | \m_r_ach.ARADDR [22] ^ |         | 0.116 | 0.001 |   2.823 |    2.450 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [41] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.506
= Slack Time                   -0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.544 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.601 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.681 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.921 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.085 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.284 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.668 | 
     | \tx_core/axi_master /U2750        | S v -> Y v                     | MUX2X1  | 0.092 | 0.782 |   2.505 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [41] v |         | 0.092 | 0.000 |   2.506 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [46] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.502
= Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.548 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.605 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.685 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.925 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.089 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.288 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.672 | 
     | \tx_core/axi_master /U2760        | S v -> Y v                     | MUX2X1  | 0.108 | 0.777 |   2.501 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [46] v |         | 0.108 | 0.000 |   2.502 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [45] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.499
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.551 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.607 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.688 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.927 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.092 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.291 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.675 | 
     | \tx_core/axi_master /U2758        | S v -> Y v                     | MUX2X1  | 0.089 | 0.775 |   2.499 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [45] v |         | 0.089 | 0.000 |   2.499 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.498
= Slack Time                   -0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.552 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.609 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.690 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.929 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.093 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.292 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.676 | 
     | \tx_core/axi_master /U2766        | S v -> Y v                     | MUX2X1  | 0.102 | 0.773 |   2.497 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [49] v |         | 0.102 | 0.000 |   2.498 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [58] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.495
= Slack Time                   -0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.555 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.611 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.692 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.931 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.095 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.294 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.678 | 
     | \tx_core/axi_master /U2784        | S v -> Y v                     | MUX2X1  | 0.084 | 0.771 |   2.495 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [58] v |         | 0.084 | 0.000 |   2.495 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [55] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.492
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.558 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.614 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.695 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.934 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.099 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.298 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.682 | 
     | \tx_core/axi_master /U2778        | S v -> Y v                     | MUX2X1  | 0.104 | 0.768 |   2.492 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [55] v |         | 0.104 | 0.000 |   2.492 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [62] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.489
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.561 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.618 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.699 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.938 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.102 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.301 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.685 | 
     | \tx_core/axi_master /U2792        | S v -> Y v                     | MUX2X1  | 0.112 | 0.764 |   2.488 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [62] v |         | 0.112 | 0.000 |   2.489 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [54] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.486
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.564 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.621 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.702 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.941 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.105 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.304 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.688 | 
     | \tx_core/axi_master /U2776        | S v -> Y v                     | MUX2X1  | 0.109 | 0.761 |   2.485 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [54] v |         | 0.109 | 0.000 |   2.486 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [44] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.478
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.572 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.628 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.709 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.948 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.113 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.312 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.696 | 
     | \tx_core/axi_master /U2756        | S v -> Y v                     | MUX2X1  | 0.092 | 0.754 |   2.478 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [44] v |         | 0.092 | 0.000 |   2.478 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [63] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.476
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.574 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.630 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.711 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.950 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.115 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.314 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.698 | 
     | \tx_core/axi_master /U2794        | S v -> Y v                     | MUX2X1  | 0.089 | 0.752 |   2.476 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [63] v |         | 0.089 | 0.000 |   2.476 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [39] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.468
= Slack Time                   -0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.582 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.639 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.719 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.959 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.123 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.322 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.706 | 
     | \tx_core/axi_master /U2746        | S v -> Y v                     | MUX2X1  | 0.084 | 0.744 |   2.468 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [39] v |         | 0.084 | 0.000 |   2.468 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [52] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.462
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.588 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.645 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.725 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.965 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.129 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.328 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.712 | 
     | \tx_core/axi_master /U2772        | S v -> Y v                     | MUX2X1  | 0.090 | 0.738 |   2.462 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [52] v |         | 0.090 | 0.000 |   2.462 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [42] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.457
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.593 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.650 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.730 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.970 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.134 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.333 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.717 | 
     | \tx_core/axi_master /U2752        | S v -> Y v                     | MUX2X1  | 0.104 | 0.733 |   2.457 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [42] v |         | 0.104 | 0.000 |   2.457 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [51] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.456
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.594 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.650 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.731 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.970 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.135 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.334 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.718 | 
     | \tx_core/axi_master /U2770        | S v -> Y v                     | MUX2X1  | 0.091 | 0.732 |   2.456 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [51] v |         | 0.091 | 0.000 |   2.456 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [48] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.445
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.605 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.662 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.743 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.982 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.146 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.345 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.729 | 
     | \tx_core/axi_master /U2764        | S v -> Y v                     | MUX2X1  | 0.087 | 0.720 |   2.444 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [48] v |         | 0.087 | 0.000 |   2.445 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [60] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.441
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.609 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.665 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.746 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.985 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.150 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.349 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.733 | 
     | \tx_core/axi_master /U2788        | S v -> Y v                     | MUX2X1  | 0.096 | 0.717 |   2.441 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [60] v |         | 0.096 | 0.000 |   2.441 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [10] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.434
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.616 | 
     | \tx_core/axi_master /U484            | A ^ -> Y v                     | NOR2X1  | 0.119 | 0.109 |   0.709 |    0.725 | 
     | \tx_core/axi_master /U27             | B v -> Y ^                     | NAND3X1 | 0.087 | 0.109 |   0.818 |    0.834 | 
     | \tx_core/axi_master /U26             | B ^ -> Y v                     | NOR2X1  | 0.084 | 0.085 |   0.903 |    0.919 | 
     | \tx_core/axi_master /FE_PSC82_n151   | A v -> Y v                     | BUFX2   | 0.154 | 0.199 |   1.102 |    1.117 | 
     | \tx_core/axi_master /U610            | A v -> Y ^                     | INVX4   | 0.139 | 0.153 |   1.254 |    1.270 | 
     | \tx_core/axi_master /FE_PSC109_n1561 | A ^ -> Y ^                     | BUFX2   | 0.179 | 0.215 |   1.469 |    1.485 | 
     | \tx_core/axi_master /U479            | A ^ -> Y v                     | INVX8   | 0.375 | 0.131 |   1.600 |    1.616 | 
     | \tx_core/axi_master /U2841           | S v -> Y v                     | MUX2X1  | 0.099 | 0.833 |   2.433 |    2.449 | 
     |                                      | \memif_pdfifo1.f0_wdata [10] v |         | 0.099 | 0.001 |   2.434 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [59] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  2.434
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RVALID  v             |         | 0.000 |       |   0.600 |    0.616 | 
     | \tx_core/axi_master /U604         | B v -> Y ^                     | NAND2X1 | 0.093 | 0.057 |   0.657 |    0.673 | 
     | \tx_core/axi_master /U603         | C ^ -> Y v                     | NOR3X1  | 0.083 | 0.081 |   0.737 |    0.754 | 
     | \tx_core/axi_master /U548         | C v -> Y ^                     | NAND3X1 | 0.311 | 0.239 |   0.977 |    0.993 | 
     | \tx_core/axi_master /U436         | B ^ -> Y ^                     | OR2X1   | 0.060 | 0.164 |   1.141 |    1.157 | 
     | \tx_core/axi_master /FE_PSC93_n30 | A ^ -> Y ^                     | BUFX4   | 0.219 | 0.199 |   1.340 |    1.356 | 
     | \tx_core/axi_master /U9           | A ^ -> Y v                     | INVX4   | 0.859 | 0.384 |   1.724 |    1.740 | 
     | \tx_core/axi_master /U2786        | S v -> Y v                     | MUX2X1  | 0.100 | 0.709 |   2.433 |    2.450 | 
     |                                   | \memif_pdfifo2.f0_wdata [59] v |         | 0.100 | 0.000 |   2.434 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

