{"Source Block": ["oh/emesh/hdl/emesh_readback.v@61:75@HdlStmProcess", "   //########################################\n   //# Pipeline\n   //#######################################   \n\n   //access\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       access_out <= 1'b0;\n     else if(~wait_in)\n       access_out <= access_in & ~write_in;\n\n   //packet\n   always @ (posedge clk)\n     if(~wait_in & access_in & ~write_in)\n       begin\t  \n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@462:477", "\n   //##########################\n   //# mesh output busses  \n   //##########################\n\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       access_out <= 1'b0;\n     else if(clk_en)\n       if(!wait_in)\n\t access_out <= access;\n\n   always @ (posedge clk)\n     if (clk_en)\n       if(!wait_in & access)\n\t begin\n"], ["oh/elink/dv/elink_e16_model.v@439:454", "\n   //##########################\n   //# mesh input busses\n   //##########################\n\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       access_reg <= 1'b0;\n     else if(clk_en)\n       if(~wait_int)\n\t access_reg <= access_in;\n      \n   always @ (posedge clk)\n     if(clk_en)\n       if(~wait_int & access_in)\n\t begin\n"]], "Diff Content": {"Delete": [[69, "     else if(~wait_in)\n"]], "Add": [[69, "     else if(ready_in)\n"]]}}