Authentication-Results: smtp.subspace.kernel.org; arc=pass header.oldest-pass=0 smtp.remote-ip=52.101.53.51
ARC-Seal: i=2; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=pass;
	t=1792742010;
	b=2g6JLytOSvKyxI9msMyFoi3HHAWoJ1RRM1szy3crNh5mFAkSmpFaZEb6Fk1B3+6xsxue
	 TkZBmg+1bvqYwAGoRitEhFVbehlptgdO8fVPMiI7agUqPQ1cIe0+G5oimnJh9l6nphT72
	 gCgeWrLSfTNqzFBaCBt4ze0szSVS3+LjO3qTRuFPX88ZqKKKBR2tFFZ9d+Lq2EMsW12KY
	 XDx4UfZpr9uGQowQOoEFbvtcQImfV6HEo1vE5f7BFBzQhO2Q7mt2WVf3/3oNFijU2Z9P3
	 JY7AH/oNV77B9pkHMs1E/BkrgpxgUPFrfDZrANk15CD4hyMG2BHcyn9TlJT/lRCf6Dw==
ARC-Message-Signature: i=2; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1792742010;
	h=DMARC-Filter:DKIM-Signature:Received:Received:From:To:Cc:Subject:
	 Date:Message-ID:In-Reply-To:References:Content-Transfer-Encoding:
	 Content-Type:X-ClientProxiedBy:MIME-Version:X-MS-PublicTrafficType:
	 X-MS-TrafficTypeDiagnostic:X-MS-Office365-Filtering-Correlation-Id:
	 X-MS-Exchange-SenderADCheck:X-MS-Exchange-AntiSpam-Relay:
	 X-Microsoft-Antispam:X-Microsoft-Antispam-Message-Info:
	 X-Forefront-Antispam-Report:
	 X-MS-Exchange-AntiSpam-MessageData-ChunkCount:
	 X-MS-Exchange-AntiSpam-MessageData-0:
	 X-MS-Exchange-AntiSpam-MessageData-1:X-OriginatorOrg:
	 X-MS-Exchange-CrossTenant-Network-Message-Id:
	 X-MS-Exchange-CrossTenant-AuthSource:X-MS-Exchange-CrossTenant-AuthAs:
	 X-MS-Exchange-CrossTenant-OriginalArrivalTime:
	 X-MS-Exchange-CrossTenant-FromEntityHeader:
	 X-MS-Exchange-CrossTenant-Id:X-MS-Exchange-CrossTenant-MailboxType:
	 X-MS-Exchange-CrossTenant-UserPrincipalName:
	 X-MS-Exchange-Transport-CrossTenantHeadersStamped;
	bh=EX4CfhA47VrTdLXh6Z1xeleWFusUXxPxAAFBkGMKopM=;
	b=gIOKj24xcubH0QzQ1PxXjIfvjg5aIx0T0ZzrGM+fzPr5JtTcvOHgEX45grKU8d5l1T3m
	 cPOGfS2DGO3Ky3xW7+Xvkq6Ohp9OKgksHY9a8MMFIMFpAgLxIPfHObKtpOtI8v59ZRbRX
	 P2lPY4xNuq5LHJfupcCtkjGwYFCx6kw4dtIIiCyQlvNC2nlw0tlmzicSjayOpIWhK1/bR
	 PVpgRuSuDVqt5JvTqRdetn4utR4vcasbHTSVn50n6MaLXfM6zku6pUm6D/0QaDYNXR4L5
	 g9b5A7yvIoPlNhKmMfytwCcZ31pXBYZsZI83M/mKkBr73ZZo4NN7jtbDbHntityYaug==
ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; 
	dmarc=pass header.from=nvidia.com;
	spf=fail smtp.mailfrom=nvidia.com;
	dkim=pass header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256 header.s=selector2 header.b=rCWRVHGW;
	arc=pass header.oldest-pass=0 smtp.remote-ip=52.101.53.51
Received: from BL0PR03CU003.outbound.protection.outlook.com (mail-eastusazon11012051.outbound.protection.outlook.com [52.101.53.51])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange ECDHE (secp384r1) server-signature ECDSA (prime256v1) server-digest SHA256)
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 513D9606A31A;
	Fri, 23 Oct 2026 07:53:29 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 513D9606A31A
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com
Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key, unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256 header.s=selector2 header.b=rCWRVHGW
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=Kl2RoVvf9uLT08gkDoqgZQGuCv+ud9KZ/n+RJe/pI2/+uQ/0chE7uwsToI4+xWEZsxIlr5DeHkMpn8OOjdKKoVI1QxoZunxa5ILxNhfOumltZf37ggTWliWvKJFzLDz685pUogFBlEB4DhtcV8MnRHg7bVxv5F805DyJiF0sl30FzE6PRxRavoMhjoGXXznm1r+tgdAaWDAaIJc//eivgKH5iut9PQlNzPw8BdK1gbfdEuFibFEo7VoCjvXdGKrkno3FH/IJ5QUtKPPh6rea+0J6ie+073nagWGH9GzktlYFICM121iozDRwz0DdohQWALBD1t3e2Pu3WxD5yrrAyg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=EX4CfhA47VrTdLXh6Z1xeleWFusUXxPxAAFBkGMKopM=;
 b=aNbwi7yE8z7plmWkKUWPL0tC3wqyRojde+EGY5SC1C1tbSk7I9mwXBj3yiPlNhIMclP4kZDcQUz9o6P3B2QWHJuWLnzSl+3sbvXUp8E9yxyOmZ2jbdR6/qxV1FiR1N+hyvwWiNz7h9iU2wsQw4DOwCgc23MnNcg1+eNAa3WK6QtpoiPDf6Mf2dlcx+OYXic4fDsHqS1+HorDLnY4g8nohvhvhE7ZL5Z48Hfvx1X1zWqEPI5WGmF6y+X+B7WkjCAQVxRrsL79MlZql6/D6RlDu5mPrNY5cQOudrQR6LyxPbLJgWQ2rFrRV2VrqE8Y0r+ZwO+UOMa3OorfRFXxo+9KaA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
 dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=EX4CfhA47VrTdLXh6Z1xeleWFusUXxPxAAFBkGMKopM=;
 b=rCWRVHGW0AN2XoM+HAAxOBgMYrqk55bdiPpEp15AujrJXo5HNHIpTf4INmDZIZ8n/L2mspAajQ9armBO2OPHYn12l3SzAPD2q6eeDaKvebPnTzbHN7h1ZFYjCsiVfyZLJ5xZUVDun3KUmv5mJi+oYt7GQoYCD+Cp423wEh8ErtEPzqlstO4GLNZwR39FSz7pCWyxxONK62UgfDRsmVf114bk4NdTy5FyTUKZ2L0IYduX5h4AJ2P+h8BdiIn4wBxVNot+DKx3psdS95vfwIvP+ywNEg5nOt4CzSmJPBr6zRoSf5SBFwNSuaSiCyUXuj92PDmZcTcsq+FGz+ua4rwmNg==
Authentication-Results: mx.microsoft.com 1; dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=nvidia.com;
Received: from SJ2PR12MB9161.namprd12.prod.outlook.com (2603:10b6:a03:566::20)
 by MW3PR12MB4458.namprd12.prod.outlook.com (2603:10b6:303:5d::10) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.522.19; Fri, 23 Oct
 2026 07:53:24 +0000
Received: from SJ2PR12MB9161.namprd12.prod.outlook.com
 ([fe80::d9d1:8c49:a703:b017]) by SJ2PR12MB9161.namprd12.prod.outlook.com
 ([fe80::d9d1:8c49:a703:b017%5]) with mapi id 15.21.0546.012; Fri, 23 Oct 2026
 07:53:23 +0000
From: Mikko Perttunen <mperttunen@nvidia.com>
To: Neil Armstrong <neil.armstrong@linaro.org>,
 Jessica Zhang <jesszhan0024@gmail.com>,
 Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
 Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de>,
 David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
 Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,
 Conor Dooley <conor+dt@kernel.org>,
 Thierry Reding <thierry.reding@kernel.org>,
 Jonathan Hunter <jonathanh@nvidia.com>,
 Svyatoslav Ryhel <clamor95@gmail.com>, devicetree@vger.kernel.org
Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
 linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org,
 Svyatoslav Ryhel <clamor95@gmail.com>
Subject: Re: [PATCH v4 7/7] drm/tegra: Add support for 8-bit CPU interface
Date: Fri, 23 Oct 2026 16:53:19 +0900
Message-ID: <Ot5qxntOTJ2QgFh6uZ0riA@nvidia.com>
In-Reply-To: <20261022132259.240717-8-clamor95@gmail.com>
References:
 <20261022132259.240717-1-clamor95@gmail.com>
 <20261022132259.240717-8-clamor95@gmail.com>
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset="utf-8"
X-ClientProxiedBy: TY6P286CA0005.JPNP286.PROD.OUTLOOK.COM
 (2603:1096:405:3b8::13) To SJ2PR12MB9161.namprd12.prod.outlook.com
 (2603:10b6:a03:566::20)
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Post: <mailto:linux-kernel@vger.kernel.org>
List-Help: <mailto:linux-kernel+help@vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
List-Owner: <mailto:linux-kernel+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: SJ2PR12MB9161:EE_|MW3PR12MB4458:EE_
X-MS-Office365-Filtering-Correlation-Id: 0e4238df-9a6e-4ab0-4fb3-08df30dab6aa
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|366016|1800799024|10070799003|23010399003|376014|7416014|261021123027099003|261009223027099003|261022105027099003|56012099006|261022075727099003|921020|11063799006|261009221227099003|4143699003|10067099003|18002099003|6133799003|22082099003|261021135927099003|3023799007|261021121427099003|261022115727099003;
X-Microsoft-Antispam-Message-Info:
	rVUNdq25VtGyUld0WWZQ0KJON6sVV9IYl0fFAcMkYHYhnM+QQhd3K1fsYMIlKE90a+XmVN48pTyUL4fepmmKprPGhh9ow4ijKvpd69iL20kyDqsVSwv2DmMCmUyG4B7Ol4TEqZknuSyV4RbWqbd4q7A/9b0ZZSawcd3mvGjJ6oXMIXy0ZHlliUrvp6uKAhhQeDdXUZjW3eJvuf4l1C4nHMZ2FZirftydswiisLV7sHHYa6aEeqUJ1YIOUpQVkpH0gk+3qOSB8rrAIopwfw6MamPBDze5yPUmy3MTE0OBOhuyh3+CRcNPYDajbZ4tmseAhvBcBWA8PZcS9Us31AVgdPGguWPRSouqnwKqh+i52dkwL5BBJh5d1TSffPFAYCOvER2Yy5anmxp6tTB7CaimkuOM5/31FK4HeLEUhidTb0CkyVyp79TMeBVB8VNXM4M8SzH8KWVJ26IQCYg8SSdV+9Hg6aSgmwwK+WNdfc79PNuyqC2JbD7W0mevQFBuG/5e0NTNEphZfJgtUg91u5nR32s8IJukaRXb+UUxGQ1f2Qz9zsn+j/2aen/CH58Wpd+GJF0tjMJv7km0ED60BfzcY61TMCWFFSXiK6YQYVUoHmB/BDR6M4vC5jx3bbSybFR3JmWplOHOm2wQcd5RwdiYuoLb1eS/3xsdFLZIe4tIvWsVh9MgttAYRTeW9RR5yil2EUqOAPO7WPbBz1qdKfAQ2g==
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SJ2PR12MB9161.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(10070799003)(23010399003)(376014)(7416014)(261021123027099003)(261009223027099003)(261022105027099003)(56012099006)(261022075727099003)(921020)(11063799006)(261009221227099003)(4143699003)(10067099003)(18002099003)(6133799003)(22082099003)(261021135927099003)(3023799007)(261021121427099003)(261022115727099003);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 2
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?N2w0UGxNMk42SmdUV1kvVzNFbkZaNGxZVlRDOHg5TlNObW95RmFId291d21n?=
 =?utf-8?B?NTBwbmlVeEVWWVRDT0VHdlRFT3RSQnhsZ3pnYnp3ZXZva3NhRWxVT2pjdWFL?=
 =?utf-8?B?ai9HRHpwT1R2QVVDcVBIM3V1T3AzN0RKeGNZTFIvWllOVVhNNXJGY1dtUHFp?=
 =?utf-8?B?M1l4c0RaZjBHUW9wUzUyeWlPUTVnWlp0NFZkZGVwUngwQ1F3dzQrYlNGekVs?=
 =?utf-8?B?djZWY0ZwRENMcThPQjJYVXI2NTF1aCtxZ0w1cC9TbXl5ODBReVNFVTNrc3hB?=
 =?utf-8?B?SFluTHp4alFBNmtmLzBKM3FkdU1Wa1VyaDM3MFpzU0g5WVJwcXBvSUFHaHlT?=
 =?utf-8?B?Z3FmU2o4RytIUkY5R1lnYzFqcWZKK2NtMWlkZDczUkd4ZE03bUNyaEE5NWp0?=
 =?utf-8?B?Vm9RUmdEcUs5bVJrcWxQd0Eyc0I5V3M3MkQ0MEVZUkx6R2htMkdTMVNCNVZE?=
 =?utf-8?B?OHh3V1djME1rR3RZQjczZk9NR2NJNWZYQzMvNGdJS2xQSUkyQ2E2bnN6bFE0?=
 =?utf-8?B?WTN4bTVnNkhwZGQzbW5pWjBCbUtTOVJUemlkcG9hVndESzM5TkZYRFp1T29k?=
 =?utf-8?B?cm9qSmlxRWo0UTdsRUwycDIyL1M5WjlDZXVGMVM4WElCc3dqU2xWNnlQbi9H?=
 =?utf-8?B?dS9UZCtwZXorNVdBeC8vUkU0Szl2MjROOUpQY2JZNUpMRWpidGpKZTZ1MFNZ?=
 =?utf-8?B?aDhxZkE1Z2RaZkpwNTZPdEdaT0xPTkFwRmh5d3c0V1ZIek04dWVvTEU2b3d1?=
 =?utf-8?B?VkdEV0lEUVhyMS9CTllKK0tVY01BeUJQQ2RKU3F3TnlzdFZ1ejB1bi9SaEdZ?=
 =?utf-8?B?NW1vbFRpVUM1b1JGZGhrMGFoRlExYWFBTW5TM2JyVSs0ck9hdFRVOHRjb0tR?=
 =?utf-8?B?cllHUi8vSjIrb010ZjN0ekxjMGgvS2FQRGpWSGE3aFgvK1cvY1RrYnlpUGVU?=
 =?utf-8?B?RTk4WnUxcGViR3RDdlYzSmJnWG1lK0FpS1cyK2NQc2hYdlpBVXVra00zbVNM?=
 =?utf-8?B?U3ZtMEZPRFlGZXpWRmlxTWxnemdSMnpUY0I2cEZMVlJibHFsYnM5YVBVQ2xB?=
 =?utf-8?B?NlE2STJvMkdyOUhhSC8xM1NJUFVmM1U3b0JvWDJ2ZnVSSHdTdCtPUnExVDFD?=
 =?utf-8?B?VmNPSS9Pakc2WTU3d0xsTkoxbjE2Mk9tK0J3K2UvT29uQTF0N1ZzM3lBUGMw?=
 =?utf-8?B?c3FpWUJuRndmSkZGdXpMOFFFMzZJN0N3cGNvRm5wR2h5bGhsVVQwdHBIR2U4?=
 =?utf-8?B?WW1xWFJsdEMzZTBnMVNiYW9OLzJKNVVHT2E2U25IU09CMU0yU01tRVBMdkZX?=
 =?utf-8?B?SGdGYUxUckFXa3A4a3ZmRHk5QUMzRTNOc0VoY0hZYjFpTHpFVXhDN1kyTHpD?=
 =?utf-8?B?Rllod0xzQjg3WmxaQXdmSW5hVnoyL21CZVQ4dFZsbjlIMGp3VGtNcW9HcWpY?=
 =?utf-8?B?K2dZdkJlL0hWR3JNaFQyeVJacXV1NXYybkYwQjZJNHJaTC9mdlFmZlBSYWU0?=
 =?utf-8?B?SUNoSGpudWxuZ3VZTS9MTk94bGpONFVLWkdyMkY0UjBSNTQ2c1JjR2ZUbjZK?=
 =?utf-8?B?dGFVcWFON3lPOW1KckhOYUlybmdHSXVTSFMwa1JRUGc1NTdGbHNwWFJXdGdz?=
 =?utf-8?B?NVJNenJ0dVkyWTRRS0hLM0NtUFdjK3J5U21ZMTZaL3hFdWtwK1EzeE5idEF2?=
 =?utf-8?B?cGtURlNDOVovME1iL0NkbDBmendESkRlQktMV3AzSmVDRGtia2Y4d2R2QS9i?=
 =?utf-8?B?bC8vbzN2QnBUeFV4VWRaNklOaHg1TWRhSC91N0h6M2lLc2RrVnFmZFFUek4y?=
 =?utf-8?B?Nk5ZMWMwdXNpL3JTOEtJbDJad1o1UEt4b05mMmhuTzY3WkRaL1lySklVK2tr?=
 =?utf-8?B?dlVKUmgzOWpWUG1aSDNXbjNyeXlhVm9lNWgyS0drME5wQmtkT1FiTFdmWG8v?=
 =?utf-8?B?ZUhyRWNkRUJMUzdtQ0IyU1kzM1FwbXEwQ1FuOVpQcWpwQnUza0FoSy9KMmIx?=
 =?utf-8?B?MlFaS1lLZUpHNGw4azB3T1FJV1B1RHh1YU8rV2x2WFJNdjBlSVhTNDhISVlI?=
 =?utf-8?B?OUdHMHRocFBMSGN3dlRnNGs3VFZQc2pKQXhQdzIxckFjUmIyUTYvclNXOEk4?=
 =?utf-8?B?K1hlQWJEZTBKZGtGR2s0eFB2M280WDBSWFFralFDM2xETVNTU2FHVmRGRW1l?=
 =?utf-8?B?bVQ3VkRkNHJnbE5DWlg4UmdIanlMNDVMTVorYUJraWkxV0t6OHNPZ3d1UytN?=
 =?utf-8?B?djJqalZGSEIxb0N0cnNrZFRscGc2RmFNYms1NlU2azFLOGNBS0lMTXkvb1JI?=
 =?utf-8?B?em1qNFNOdVNleUVsbXZFaGlYbFBLbVZ3emY2aTlVRXRwSW16SmtkWFc5Nkkz?=
 =?utf-8?Q?w3me2Eiw9bsWcoc2Mg1Ljuz9IcxvQ3ZQVTvXXQ1jmHN5s?=
X-MS-Exchange-AntiSpam-MessageData-1: SJW+kTkAgDVG1Q==
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 0e4238df-9a6e-4ab0-4fb3-08df30dab6aa
X-MS-Exchange-CrossTenant-AuthSource: SJ2PR12MB9161.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Oct 2026 07:53:23.7828
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: v8VkvfFHnnPpc6evyjVcKCjdB5MvSaMpWLGwAmMnsRHZVIEKkLtJwWfPT3DIEANryqOLQmcb5o6+ha0J5+rCRw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW3PR12MB4458

On Thursday, October 22, 2026 10:22=E2=80=AFPM Svyatoslav Ryhel wrote:
> The display controller in Tegra20/30 SoCs features an 8-bit SPI interface
> that closely resembles the MIPI DBI Type B protocol and is referred to as
> '8-bit CPU'. Each display controller provides two such interfaces, which
> can be used to send MIPI DCS commands to initialize and control the panel
> while image data is transmitted via 16/18/24-line RGB.
>=20
> The '8-bit CPU', although being the DC interface, is modeled using a
> bridge framework for flexibility and convenience. This implementation doe=
s
> not change the existing codebase besides registering an interface and can
> be enabled/disabled without losing other Tegra DRM functionality.
>=20
> Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com>
> ---
>  drivers/gpu/drm/tegra/Kconfig  |   7 +
>  drivers/gpu/drm/tegra/Makefile |   3 +
>  drivers/gpu/drm/tegra/dbi.c    | 536 +++++++++++++++++++++++++++++++++
>  drivers/gpu/drm/tegra/dc.c     |  29 ++
>  drivers/gpu/drm/tegra/dc.h     |   1 +
>  drivers/gpu/drm/tegra/trace.c  |   3 +
>  6 files changed, 579 insertions(+)
>  create mode 100644 drivers/gpu/drm/tegra/dbi.c
>=20
> diff --git a/drivers/gpu/drm/tegra/Kconfig b/drivers/gpu/drm/tegra/Kconfi=
g
> index 8a3b16aac5d68..ce3a424398713 100644
> --- a/drivers/gpu/drm/tegra/Kconfig
> +++ b/drivers/gpu/drm/tegra/Kconfig
> @@ -30,6 +30,13 @@ config DRM_TEGRA
> =20
>  if DRM_TEGRA
> =20
> +config DRM_TEGRA_DBI
> +	tristate "Enable MIPI DBI type B communication protocol for Tegra 20/30=
"
> +	help
> +	  Tegra20 and Tegra30 feature 8 bit CPU driver panel control
> +	  protocol (similar to MIPI DBI Type B). This option allows use
> +	  it to set up and control compatible panel.
> +
>  config DRM_TEGRA_DEBUG
>  	bool "NVIDIA Tegra DRM debug support"
>  	help
> diff --git a/drivers/gpu/drm/tegra/Makefile b/drivers/gpu/drm/tegra/Makef=
ile
> index e399b40d64a1d..d67e53248a082 100644
> --- a/drivers/gpu/drm/tegra/Makefile
> +++ b/drivers/gpu/drm/tegra/Makefile
> @@ -33,3 +33,6 @@ tegra-drm-y +=3D trace.o
>  tegra-drm-$(CONFIG_DRM_FBDEV_EMULATION) +=3D fbdev.o
> =20
>  obj-$(CONFIG_DRM_TEGRA) +=3D tegra-drm.o
> +
> +obj-$(CONFIG_DRM_TEGRA_DBI) +=3D tegra-dbi.o
> +tegra-dbi-y :=3D dbi.o
> diff --git a/drivers/gpu/drm/tegra/dbi.c b/drivers/gpu/drm/tegra/dbi.c
> new file mode 100644
> index 0000000000000..7bd90d32053f2
> --- /dev/null
> +++ b/drivers/gpu/drm/tegra/dbi.c
> @@ -0,0 +1,536 @@
> +// SPDX-License-Identifier: GPL-2.0
> +
> +#include <linux/delay.h>
> +#include <linux/device.h>
> +#include <linux/err.h>
> +#include <linux/kernel.h>
> +#include <linux/media-bus-format.h>
> +#include <linux/module.h>
> +#include <linux/of_platform.h>
> +#include <linux/property.h>
> +#include <linux/platform_device.h>
> +
> +#include <drm/drm_atomic_helper.h>
> +#include <drm/drm_bridge.h>
> +#include <drm/drm_drv.h>
> +#include <drm/drm_mipi_dbi.h>
> +#include <drm/drm_of.h>
> +#include <drm/drm_panel.h>
> +
> +#include <video/mipi_display.h>
> +
> +#include "dc.h"
> +
> +#define TEGRA_DBI_COMMAND			0
> +#define TEGRA_DBI_DATA				1

I'd use an enum for COMMAND/DATA -- as is it's not quite obvious these=20
are alternative values. It would also give a proper typing for the=20
parameter to dbi_write.

> +#define TEGRA_DBI_DATA_PINS_MAX			8
> +#define TEGRA_DBI_INTERFACE_MAX			2
> +
> +struct tegra_dbi_output {
> +	struct drm_panel *panel;
> +	struct drm_bridge *bridge;
> +};
> +
> +struct tegra_dbi_priv {
> +	struct mipi_dbi dbi;		/* must be first */
> +	struct device *dev;
> +	struct tegra_dc *dc;
> +
> +	struct drm_bridge bridge;
> +	struct tegra_dbi_output output;
> +
> +	const struct tegra_dbi_interface *index;
> +
> +	u32 bus_width;
> +	u32 idx;
> +	bool active;
> +};
> +
> +struct reg_entry {
> +	u32 offset;
> +	u32 value;
> +};
> +
> +/*
> + * This is used to backup and restore COM pin state during
> + * tegra_dbi_atomic_enable/disable.
> + */
> +static struct reg_entry com_pin_output[] =3D {
> +	{ DC_COM_PIN_OUTPUT_ENABLE(0),   0 },
> +	{ DC_COM_PIN_OUTPUT_ENABLE(1),   0 },
> +	{ DC_COM_PIN_OUTPUT_ENABLE(2),   0 },
> +	{ DC_COM_PIN_OUTPUT_ENABLE(3),   0 },
> +	{ DC_COM_PIN_OUTPUT_POLARITY(0), 0 },
> +	{ DC_COM_PIN_OUTPUT_POLARITY(1), 0 },
> +	{ DC_COM_PIN_OUTPUT_POLARITY(2), 0 },
> +	{ DC_COM_PIN_OUTPUT_POLARITY(3), 0 },
> +	{ DC_COM_PIN_OUTPUT_DATA(0),     0 },
> +	{ DC_COM_PIN_OUTPUT_DATA(1),     0 },
> +	{ DC_COM_PIN_OUTPUT_DATA(2),     0 },
> +	{ DC_COM_PIN_OUTPUT_DATA(3),     0 },
> +	{ DC_COM_PIN_OUTPUT_SELECT(0),   0 },
> +	{ DC_COM_PIN_OUTPUT_SELECT(1),   0 },
> +	{ DC_COM_PIN_OUTPUT_SELECT(2),   0 },
> +	{ DC_COM_PIN_OUTPUT_SELECT(3),   0 },
> +	{ DC_COM_PIN_OUTPUT_SELECT(4),   0 },
> +	{ DC_COM_PIN_OUTPUT_SELECT(5),   0 },
> +	{ DC_COM_PIN_OUTPUT_SELECT(6),   0 },
> +};
> +
> +struct pin {
> +	u32 reg;
> +	u32 pos;
> +};
> +
> +struct tegra_dbi_interface {
> +	struct pin dc;
> +	struct pin rw;
> +	struct pin cs;
> +	struct pin data[TEGRA_DBI_DATA_PINS_MAX];
> +};
> +
> +static const struct tegra_dbi_interface tegra_dbi_idx[TEGRA_DBI_INTERFAC=
E_MAX] =3D {
> +	/*
> +	 * Nvidia Primary 8-bit CPU interface configuration:
> +	 * DC =3D LCD_DC0/LDC; RW =3D LCD_PCLK/LSC0; CS =3D LCD_CS0_N/LCSN
> +	 *	DATA =3D LD0 - LD7
> +	 */
> +	{
> +		.dc =3D { DC_COM_PIN_OUTPUT_DATA(3), 6 },
> +		.rw =3D { DC_COM_PIN_OUTPUT_DATA(1), 24 },
> +		.cs =3D { DC_COM_PIN_OUTPUT_DATA(3), 4 },
> +		.data =3D {
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 0 },
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 2 },
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 4 },
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 6 },
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 8 },
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 10 },
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 12 },
> +			{ DC_COM_PIN_OUTPUT_DATA(0), 14 },

I'd like to see defines added for the bit offsets (in dc.h).=20
Alternatively perhaps we could have an enum tegra_dc_pin with=20
TEGRA_DC_PIN_... variants in the same order as the pins are in the=20
various registers (I assume they are in the same order in all=20
registers). Then we could refer to those enumeration values here
and compute the register and bit from it dynamically.

> +		},
> +	},
> +	/*
> +	 * Nvidia Secondary 8-bit CPU interface configuration:
> +	 * DC =3D LCD_DC1/LVP0; RW =3D LCD_WR_N/LSC1; CS =3D LCD_CS1_N/LM0
> +	 *	DATA0 =3D LCD_D18/LHP1	DATA4 =3D LCD_PWR0/LPW0
> +	 *	DATA1 =3D LCD_M1/LM1	DATA5 =3D LCD_PWR2/LPW2
> +	 *	DATA2 =3D LCD_D22/LDI	DATA6 =3D LCD_D20/LVP1
> +	 *	DATA3 =3D LCD_D23/LPP	DATA7 =3D LCD_D21/LHP0
> +	 */
> +	{
> +		.dc =3D { DC_COM_PIN_OUTPUT_DATA(2), 8 },
> +		.rw =3D { DC_COM_PIN_OUTPUT_DATA(1), 26 },
> +		.cs =3D { DC_COM_PIN_OUTPUT_DATA(3), 16 },
> +		.data =3D {
> +			{ DC_COM_PIN_OUTPUT_DATA(2), 2 },
> +			{ DC_COM_PIN_OUTPUT_DATA(2), 18 },
> +			{ DC_COM_PIN_OUTPUT_DATA(2), 20 },
> +			{ DC_COM_PIN_OUTPUT_DATA(2), 22 },
> +			{ DC_COM_PIN_OUTPUT_DATA(1), 16 },
> +			{ DC_COM_PIN_OUTPUT_DATA(1), 20 },
> +			{ DC_COM_PIN_OUTPUT_DATA(2), 10 },
> +			{ DC_COM_PIN_OUTPUT_DATA(2), 0 },
> +		},
> +	},
> +};
> +
> +static inline struct tegra_dbi_priv *mipi_dbi_to_tegra_dbi(struct mipi_d=
bi *dbi)
> +{
> +	return container_of(dbi, struct tegra_dbi_priv, dbi);
> +}
> +
> +static inline struct tegra_dbi_priv *bridge_to_tegra_dbi(struct drm_brid=
ge *bridge)
> +{
> +	return container_of(bridge, struct tegra_dbi_priv, bridge);
> +}
> +
> +static void tegra_dbi_pin_set(struct tegra_dc *dc, const struct pin *pin=
, int value)

I would change this to 'bool value', and and have '!!(BIT(i) & value)'=20
for more descriptive types.

> +{
> +	u32 val;
> +
> +	val =3D tegra_dc_readl(dc, pin->reg);

You don't need to read the register value -- the purpose of the unmask=20
bit is that only the data bits that are unmasked in the write are=20
modified.

> +	val |=3D BIT(pin->pos + 1); /* unmask is 1 bit above position */
> +	if (value)
> +		val |=3D BIT(pin->pos);
> +	else
> +		val &=3D ~BIT(pin->pos);
> +	tegra_dc_writel(dc, val, pin->reg);
> +}
> +
> +static void tegra_dbi_write(struct tegra_dbi_priv *priv, u8 type, u8 val=
ue)
> +{
> +	struct tegra_dc *dc =3D priv->dc;
> +	const struct tegra_dbi_interface *idx =3D priv->index;
> +
> +	tegra_dbi_pin_set(dc, &idx->dc, type);
> +
> +	tegra_dbi_pin_set(dc, &idx->cs, 0);
> +	tegra_dbi_pin_set(dc, &idx->rw, 0);
> +
> +	for (int i =3D 0; i < TEGRA_DBI_DATA_PINS_MAX; i++)
> +		tegra_dbi_pin_set(dc, &idx->data[i], BIT(i) & value);
> +
> +	tegra_dbi_pin_set(dc, &idx->cs, 1);
> +	tegra_dbi_pin_set(dc, &idx->rw, 1);
> +
> +	udelay(10);
> +}
> +
> +static int tegra_dbi_dbi_command(struct mipi_dbi *dbi, u8 *cmd, u8 *para=
m, size_t num)
> +{
> +	struct tegra_dbi_priv *priv =3D mipi_dbi_to_tegra_dbi(dbi);
> +	u8 command =3D *cmd;
> +
> +	/* Blocks all commands when interface is not active */
> +	if (!priv->active)
> +		return -ENODEV;
> +
> +	tegra_dbi_write(priv, TEGRA_DBI_COMMAND, command);
> +
> +	for (int i =3D 0; i < num; i++)
> +		tegra_dbi_write(priv, TEGRA_DBI_DATA, param[i]);
> +
> +	return 0;
> +}
> +
> +static void tegra_dbi_init_primary_interface(struct tegra_dbi_priv *priv=
)
> +{
> +	struct tegra_dc *dc =3D priv->dc;
> +	u32 value;
> +
> +	/* Set LCSN and LDC to output enable */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_ENABLE(3));
> +	value &=3D ~(BIT(4) | BIT(6));
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_ENABLE(3));

We should use defines, or something like the enum tegra_dc_pin thing to=20
calculate the parameter to DC_COM_PIN_OUTPUT/SELECT and the bit offset.

> +
> +	/* Set LSC0/LCSN/LDC output polarity HIGH */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_POLARITY(1));
> +	value &=3D ~BIT(24);
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_POLARITY(1));
> +
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_POLARITY(3));
> +	value &=3D ~(BIT(4) | BIT(6));
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_POLARITY(3));
> +
> +	/* Select output for pins LD0 - LD7 */
> +	tegra_dc_writel(dc, 0x11111111, DC_COM_PIN_OUTPUT_SELECT(0));
> +
> +	/* Select output for pins LSC0/LCSN/LDC */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_SELECT(3));
> +	value &=3D ~0x70000;

Please write this as (0x7 << 16) for clarity, similarly below.

> +	value |=3D BIT(16);
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_SELECT(3));
> +
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_SELECT(6));
> +	value &=3D ~0x7700;
> +	value |=3D BIT(12) | BIT(8);
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_SELECT(6));
> +}
> +
> +static void tegra_dbi_init_secondary_interface(struct tegra_dbi_priv *pr=
iv)
> +{
> +	struct tegra_dc *dc =3D priv->dc;
> +	u32 value;
> +
> +	/* Set LPP/LDI to output enable */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_ENABLE(2));
> +	value &=3D ~(BIT(20) | BIT(22));
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_ENABLE(2));
> +
> +	/* Select output for pins LSC1/LPW2/LPW0 */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_SELECT(3));
> +	value &=3D ~0x700707;
> +	value |=3D BIT(20) | BIT(8) | BIT(0);
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_SELECT(3));
> +
> +	/* Select output for pins LVP1/LVP0/LHP1/LHP0 */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_SELECT(4));
> +	value &=3D ~0x770077;
> +	value |=3D BIT(20) | BIT(16) | BIT(4) | BIT(0);
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_SELECT(4));
> +
> +	/* Select output for pins LPP/LDI/LM1/LM0 */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_SELECT(5));
> +	value &=3D ~0x7777;
> +	value |=3D BIT(12) | BIT(8) | BIT(4) | BIT(0);
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_SELECT(5));
> +}
> +
> +static void tegra_dbi_atomic_enable(struct drm_bridge *bridge,
> +				    struct drm_atomic_commit *state)
> +{
> +	struct tegra_dbi_priv *priv =3D bridge_to_tegra_dbi(bridge);
> +	struct tegra_dc *dc =3D priv->dc;
> +	u32 value;
> +
> +	value =3D tegra_dc_readl(dc, DC_CMD_DISPLAY_COMMAND);
> +	value &=3D ~DISP_CTRL_MODE_MASK;
> +	tegra_dc_writel(dc, value, DC_CMD_DISPLAY_COMMAND);
> +
> +	/* Disable all options except cursor if enabled */
> +	value =3D tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
> +	value &=3D CURSOR_ENABLE;
> +	tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);

Just 'tegra_dc_writel(dc, CURSOR_ENABLE, DC_DISP_DISP_WIN_OPTIONS);'

> +
> +	tegra_dc_commit(dc);
> +
> +	tegra_dc_writel(dc, V_PULSE1_ENABLE, DC_DISP_DISP_SIGNAL_OPTIONS0);
> +	tegra_dc_writel(dc, PULSE_POLARITY_LOW, DC_DISP_V_PULSE1_CONTROL);
> +
> +	tegra_dc_writel(dc, PULSE_END(1), DC_DISP_V_PULSE1_POSITION_A);
> +	tegra_dc_writel(dc, 0, DC_DISP_V_PULSE1_POSITION_B);
> +	tegra_dc_writel(dc, 0, DC_DISP_V_PULSE1_POSITION_C);
> +
> +	value =3D 1 << FRAME_INIT_SEQ_CYCLES_SHIFT |
> +		DC_SIGNAL_VPULSE1 << INIT_SEQ_DC_SIGNAL_SHIFT |
> +		INIT_SEQUENCE_MODE_PLCD | SEND_INIT_SEQUENCE;
> +	tegra_dc_writel(dc, value, DC_DISP_INIT_SEQ_CONTROL);
> +
> +	/* Generic sequence for DBI command panels */
> +	tegra_dc_writel(dc, 0x2c, DC_DISP_SPI_INIT_SEQ_DATA_A);

MIPI_DCS_WRITE_MEMORY_START

> +	tegra_dc_writel(dc, 0x0, DC_DISP_SPI_INIT_SEQ_DATA_B);
> +	tegra_dc_writel(dc, 0x0, DC_DISP_SPI_INIT_SEQ_DATA_C);
> +	tegra_dc_writel(dc, 0x5000, DC_DISP_SPI_INIT_SEQ_DATA_D);

(1 << 12) | (1 << 14), and comment above

  /* Init cycle 1: WRITE_MEMORY_START, set LCD_PCLK and COMMAND */

or something in that vein.

> +
> +	value =3D SC1_H_QUALIFIER(SC_H_QUALIFIER_NONE) |
> +		SC0_V_QUALIFIER(SC_V_QUALIFIER_VACTIVE) |
> +		SC0_H_QUALIFIER(SC_H_QUALIFIER_HACTIVE);
> +	tegra_dc_writel(dc, value, DC_DISP_SHIFT_CLOCK_OPTIONS);
> +
> +	value =3D tegra_dc_readl(dc, DC_DISP_DISP_COLOR_CONTROL);
> +	value &=3D ~BASE_COLOR_SIZE_MASK;
> +
> +	switch (priv->bus_width) {
> +	case 16:
> +		value |=3D BASE_COLOR_SIZE_565;
> +		break;
> +	case 18:
> +		value |=3D BASE_COLOR_SIZE_666;
> +		break;
> +	case 24:
> +	default:
> +		value |=3D BASE_COLOR_SIZE_888;
> +		break;
> +	}
> +
> +	tegra_dc_writel(dc, value, DC_DISP_DISP_COLOR_CONTROL);
> +
> +	/*
> +	 * Backup registers before unshadowing since actual register values
> +	 * may differ and their state backed up now is the correct one.
> +	 */
> +	for (int i =3D 0; i < ARRAY_SIZE(com_pin_output); i++)
> +		com_pin_output[i].value =3D tegra_dc_readl(dc, com_pin_output[i].offse=
t);
> +
> +	/* Unshadow to set up command and data pins */
> +	tegra_dc_writel(dc, WRITE_MUX, DC_CMD_STATE_ACCESS);
> +
> +	if (priv->idx)
> +		tegra_dbi_init_secondary_interface(priv);
> +	else
> +		tegra_dbi_init_primary_interface(priv);
> +
> +	priv->active =3D true;
> +
> +	if (priv->output.panel)
> +		drm_panel_enable(priv->output.panel);
> +
> +	tegra_dbi_pin_set(dc, &priv->index->cs, 0);
> +
> +	priv->active =3D false;
> +
> +	for (int i =3D 0; i <  ARRAY_SIZE(com_pin_output); i++)
> +		tegra_dc_writel(dc, com_pin_output[i].value, com_pin_output[i].offset)=
;
> +
> +	/* Set LDC pin to V Pulse 1 */
> +	value =3D tegra_dc_readl(dc, DC_COM_PIN_OUTPUT_SELECT(6));
> +	value |=3D LDC_OUTPUT_SELECT_V_PULSE1;
> +	tegra_dc_writel(dc, value, DC_COM_PIN_OUTPUT_SELECT(6));
> +
> +	value =3D tegra_dc_readl(dc, DC_CMD_DISPLAY_COMMAND);
> +	value &=3D ~DISP_CTRL_MODE_MASK;
> +	value |=3D DISP_CTRL_MODE_C_DISPLAY;
> +	tegra_dc_writel(dc, value, DC_CMD_DISPLAY_COMMAND);
> +
> +	tegra_dc_writel(dc, 0, DC_CMD_STATE_ACCESS);
> +}
> +
> +static void tegra_dbi_atomic_disable(struct drm_bridge *bridge,
> +				     struct drm_atomic_commit *state)
> +{
> +	struct tegra_dbi_priv *priv =3D bridge_to_tegra_dbi(bridge);
> +	struct tegra_dc *dc =3D priv->dc;
> +
> +	for (int i =3D 0; i < ARRAY_SIZE(com_pin_output); i++)
> +		com_pin_output[i].value =3D tegra_dc_readl(dc, com_pin_output[i].offse=
t);
> +
> +	tegra_dc_writel(dc, WRITE_MUX, DC_CMD_STATE_ACCESS);
> +
> +	if (priv->idx)
> +		tegra_dbi_init_secondary_interface(priv);
> +	else
> +		tegra_dbi_init_primary_interface(priv);
> +
> +	priv->active =3D true;
> +
> +	if (priv->output.panel)
> +		drm_panel_disable(priv->output.panel);
> +
> +	priv->active =3D false;
> +
> +	for (int i =3D 0; i <  ARRAY_SIZE(com_pin_output); i++)
> +		tegra_dc_writel(dc, com_pin_output[i].value, com_pin_output[i].offset)=
;
> +
> +	tegra_dc_writel(dc, 0, DC_CMD_STATE_ACCESS);
> +}
> +
> +static int tegra_dbi_atomic_check(struct drm_bridge *bridge,
> +				  struct drm_bridge_state *bridge_state,
> +				  struct drm_crtc_state *crtc_state,
> +				  struct drm_connector_state *conn_state)
> +{
> +	struct drm_display_mode *adjusted_mode =3D &crtc_state->adjusted_mode;
> +
> +	/* Set safe default bus flags if panel does not specify them */
> +	if (!bridge_state->input_bus_cfg.flags)
> +		bridge_state->input_bus_cfg.flags =3D bridge->timings->input_bus_flags=
;
> +
> +	/* Default to positive sync */
> +	if (!(adjusted_mode->flags &
> +	      (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC)))
> +		adjusted_mode->flags |=3D DRM_MODE_FLAG_PHSYNC;
> +
> +	if (!(adjusted_mode->flags &
> +	      (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC)))
> +		adjusted_mode->flags |=3D DRM_MODE_FLAG_PVSYNC;
> +
> +	return 0;
> +}
> +
> +static int tegra_dbi_attach(struct drm_bridge *bridge,
> +			    struct drm_encoder *encoder,
> +			    enum drm_bridge_attach_flags flags)
> +{
> +	struct tegra_dbi_priv *priv =3D bridge_to_tegra_dbi(bridge);
> +	struct device *dev =3D priv->dev;
> +
> +	priv->dc =3D dev_get_drvdata(dev->parent);
> +	if (!priv->dc)
> +		return -ENODEV;
> +
> +	return drm_bridge_attach(bridge->encoder, priv->output.bridge, bridge,
> +				 flags);
> +}
> +
> +static enum drm_mode_status tegra_dbi_mode_valid(struct drm_bridge *brid=
ge,
> +						 const struct drm_display_info *info,
> +						 const struct drm_display_mode *mode)
> +{
> +	if (mode->hdisplay > 800)
> +		return MODE_H_ILLEGAL;
> +
> +	if (mode->vdisplay > 800)
> +		return MODE_V_ILLEGAL;
> +
> +	return MODE_OK;
> +}
> +
> +static const struct drm_bridge_funcs tegra_dbi_funcs =3D {
> +	.attach =3D tegra_dbi_attach,
> +	.mode_valid =3D tegra_dbi_mode_valid,
> +
> +	.atomic_enable =3D tegra_dbi_atomic_enable,
> +	.atomic_disable =3D tegra_dbi_atomic_disable,
> +	.atomic_check =3D tegra_dbi_atomic_check,
> +
> +	.atomic_create_state =3D drm_atomic_helper_bridge_create_state,
> +	.atomic_duplicate_state =3D drm_atomic_helper_bridge_duplicate_state,
> +	.atomic_destroy_state =3D drm_atomic_helper_bridge_destroy_state,
> +};
> +
> +static const struct drm_bridge_timings default_tegra_dbi_timings =3D {
> +	.input_bus_flags =3D DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE |
> +			   DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE |
> +			   DRM_BUS_FLAG_DE_HIGH,
> +};
> +
> +static int tegra_dbi_probe(struct platform_device *pdev)
> +{
> +	struct tegra_dbi_priv *priv;
> +	struct device *dev =3D &pdev->dev;
> +	struct device_node *np =3D dev->of_node;
> +	struct drm_bridge *bridge;
> +	struct drm_panel *panel;
> +	struct device_node *ep;
> +	int ret;
> +
> +	priv =3D devm_drm_bridge_alloc(dev, struct tegra_dbi_priv, bridge,
> +				     &tegra_dbi_funcs);
> +	if (IS_ERR(priv))
> +		return PTR_ERR(priv);
> +
> +	priv->dev =3D dev;
> +
> +	/* Default to primaty */

primary

> +	device_property_read_u32(dev, "nvidia,index", &priv->idx);

Could we use the standard 'reg' property instead of this?

> +	if (priv->idx)
> +		priv->index =3D &tegra_dbi_idx[1];
> +	else
> +		priv->index =3D &tegra_dbi_idx[0];
> +
> +	/* Initialize MIPI DBI interface */
> +	mutex_init(&priv->dbi.cmdlock);
> +	priv->dbi.command =3D tegra_dbi_dbi_command;
> +
> +	ret =3D devm_of_platform_populate(dev);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to probe children\n");
> +
> +	ret =3D drm_of_find_panel_or_bridge(np, 1, 0, &panel, &bridge);
> +	if (ret)
> +		return ret;
> +
> +	if (panel) {
> +		bridge =3D devm_drm_panel_bridge_add_typed(dev, panel,
> +							 DRM_MODE_CONNECTOR_DPI);
> +		if (IS_ERR(bridge))
> +			return PTR_ERR(bridge);
> +	}
> +
> +	priv->output.bridge =3D bridge;
> +	priv->output.panel =3D panel;
> +
> +	/* get input ep (port0/endpoint0) */
> +	ret =3D -EINVAL;
> +	ep =3D of_graph_get_endpoint_by_regs(np, 0, 0);
> +	if (ep) {
> +		ret =3D of_property_read_u32(ep, "bus-width", &priv->bus_width);
> +		of_node_put(ep);
> +	}
> +
> +	if (ret)
> +		priv->bus_width =3D 24;
> +
> +	priv->bridge.of_node =3D np;
> +	priv->bridge.timings =3D &default_tegra_dbi_timings;
> +
> +	ret =3D devm_drm_bridge_add(dev, &priv->bridge);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to add bridge\n");
> +
> +	platform_set_drvdata(pdev, priv);
> +
> +	return 0;
> +}
> +
> +static struct platform_driver tegra_dbi_driver =3D {
> +	.driver.name =3D "tegra-dbi",
> +	.probe =3D tegra_dbi_probe,
> +};
> +module_platform_driver(tegra_dbi_driver);
> +
> +MODULE_ALIAS("platform:tegra-dbi");
> +MODULE_AUTHOR("Svyatoslav Ryhel <clamor95@gmail.com>");
> +MODULE_DESCRIPTION("Nvidia Tegra20/30 MIPI-DBI Type B driver");
> +MODULE_LICENSE("GPL");

No separate platform driver or device. If a separate struct device is=20
needed for some technical purpose, we need to create a minimal separate=20
virtual device, but unless there is a strong reason to have that we=20
should be fine with just the dc device.

Thank you
Mikko

> diff --git a/drivers/gpu/drm/tegra/dc.c b/drivers/gpu/drm/tegra/dc.c
> index 5c67928bcabfa..8f12d30cd2d8b 100644
> --- a/drivers/gpu/drm/tegra/dc.c
> +++ b/drivers/gpu/drm/tegra/dc.c
> @@ -223,6 +223,7 @@ void tegra_dc_commit(struct tegra_dc *dc)
>  	tegra_dc_writel(dc, GENERAL_ACT_REQ << 8, DC_CMD_STATE_CONTROL);
>  	tegra_dc_writel(dc, GENERAL_ACT_REQ, DC_CMD_STATE_CONTROL);
>  }
> +EXPORT_SYMBOL_GPL(tegra_dc_commit);
> =20
>  static inline u32 compute_dda_inc(unsigned int in, unsigned int out, boo=
l v,
>  				  unsigned int bpp)
> @@ -3279,9 +3280,15 @@ static int tegra_dc_init_opp_table(struct tegra_dc=
 *dc)
>  	return 0;
>  }
> =20
> +static void tegra_dc_release_dbi_pdev(void *pdev)
> +{
> +	platform_device_unregister(pdev);
> +}
> +
>  static int tegra_dc_probe(struct platform_device *pdev)
>  {
>  	u64 dma_mask =3D dma_get_mask(pdev->dev.parent);
> +	struct device_node *dbi_np;
>  	struct tegra_dc *dc;
>  	int err;
> =20
> @@ -3382,6 +3389,28 @@ static int tegra_dc_probe(struct platform_device *=
pdev)
>  		}
>  	}
> =20
> +	dbi_np =3D of_get_available_child_by_name(pdev->dev.of_node, "dbi");
> +	if (dbi_np) {
> +		struct platform_device_info dbi_info =3D {
> +			.parent =3D &pdev->dev,
> +			.name =3D "tegra-dbi",
> +			.id =3D PLATFORM_DEVID_AUTO,
> +			.fwnode =3D of_fwnode_handle(dbi_np),
> +			.of_node_reused =3D true,
> +		};
> +
> +		dc->dbi =3D platform_device_register_full(&dbi_info);
> +		of_node_put(dbi_np);
> +		if (IS_ERR(dc->dbi))
> +			return dev_err_probe(&pdev->dev, PTR_ERR(dc->dbi),
> +					     "Failed to create DBI device\n");
> +
> +		err =3D devm_add_action_or_reset(&pdev->dev, tegra_dc_release_dbi_pdev=
,
> +					       dc->dbi);
> +		if (err)
> +			return err;
> +	}
> +
>  	err =3D tegra_dc_rgb_probe(dc);
>  	if (err < 0 && err !=3D -ENODEV)
>  		return dev_err_probe(&pdev->dev, err,
> diff --git a/drivers/gpu/drm/tegra/dc.h b/drivers/gpu/drm/tegra/dc.h
> index 7005df32f485f..27dbee57f8f72 100644
> --- a/drivers/gpu/drm/tegra/dc.h
> +++ b/drivers/gpu/drm/tegra/dc.h
> @@ -95,6 +95,7 @@ struct tegra_dc {
> =20
>  	struct tegra_output *rgb;
>  	struct tegra_pmc *pmc;
> +	struct platform_device *dbi;
> =20
>  	struct tegra_dc_stats stats;
>  	struct list_head list;
> diff --git a/drivers/gpu/drm/tegra/trace.c b/drivers/gpu/drm/tegra/trace.=
c
> index 006f65c72a344..3aeb3825e2100 100644
> --- a/drivers/gpu/drm/tegra/trace.c
> +++ b/drivers/gpu/drm/tegra/trace.c
> @@ -1,2 +1,5 @@
>  #define CREATE_TRACE_POINTS
>  #include "trace.h"
> +
> +EXPORT_TRACEPOINT_SYMBOL_GPL(dc_readl);
> +EXPORT_TRACEPOINT_SYMBOL_GPL(dc_writel);
> --=20
> 2.53.0
>=20
>=20




