# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal.dts" 2
/dts-v1/;

# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 2 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-bengal.h" 1
# 4 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-bengal.h" 1
# 5 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-bengal.h" 1
# 6 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 7 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator-levels.h" 1
# 8 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/msm/msm-bus-ids.h" 1
# 9 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 20 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi"
/ {
 model = "Qualcomm Technologies, Inc. BENGAL";
 compatible = "qcom,bengal";
 qcom,msm-id = <417 0x10000>, <444 0x10000>;
 interrupt-parent = <&wakegic>;

 #address-cells = <2>;
 #size-cells = <2>;
 memory { device_type = "memory"; reg = <0 0 0 0>; };

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x40000000>,
    <0x1 0xc0000000 0x0 0x80000000>,
    <0x2 0xc0000000 0x1 0x40000000>;
  granule = <512>;
 };

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  swr0 = &swr0;
  swr1 = &swr1;
  ufshc1 = &ufshc_mem;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0 7>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "arm,arch-cache";
    cache-level = <2>;
   };

   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x1>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0 7>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;

   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x2>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0 7>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;

   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x3>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0 7>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;

   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1 7>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
    compatible = "arm,arch-cache";
    cache-level = <2>;
   };

   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x101>;
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1 7>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;

   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x102>;
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1 7>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;

   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x103>;
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1 7>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;

   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   vbmeta {
    compatible="android,vbmeta";
    parts = "vbmeta,boot,system,vendor,dtbo,recovery";
   };

   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/4804000.ufshc/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
    };
   };
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp_region@45700000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x45700000 0x0 0x600000>;
  };

  xbl_aop_mem: xbl_aop_region@45e00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x45e00000 0x0 0x140000>;
  };

  sec_apps_mem: sec_apps_region@45fff000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x45fff000 0x0 0x1000>;
  };

  smem_mem: smem_region@46000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x46000000 0x0 0x200000>;
  };

  removed_mem: removed_region@60000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x60000000 0x0 0x3900000>;
  };

  pil_modem_mem: modem_region@4ab00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x4ab00000 0x0 0x6900000>;
  };

  pil_video_mem: pil_video_region@51400000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x51400000 0x0 0x500000>;
  };

  wlan_msa_mem: wlan_msa_region@51900000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x51900000 0x0 0x100000>;
  };

  pil_cdsp_mem: cdsp_regions@51a00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x51a00000 0x0 0xa00000>;
  };

  pil_adsp_mem: pil_adsp_region@53800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x53800000 0x0 0x2200000>;
  };

  pil_ipa_fw_mem: ipa_fw_region@55A00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x55A00000 0x0 0x10000>;
  };

  pil_ipa_gsi_mem: ipa_gsi_region@55A10000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x55A10000 0x0 0x5000>;
  };

  pil_gpu_mem: gpu_region@55A15000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x55A15000 0x0 0x2000>;
  };

  user_contig_mem: user_contig_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  qseecom_mem: qseecom_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1400000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  secure_display_memory: secure_display_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x5c00000>;
  };


  pstore: ramoops@64000000 {
   compatible = "ramoops";
   reg = <0x0 0x64000000 0x0 0x400000>;
   console-size = <0x100000>;
   record-size = <0x100000>;
   pmsg-size = <0x200000>;
  };

  cont_splash_memory: cont_splash_region@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   label = "cont_splash_region";
  };

  disp_rdump_memory: disp_rdump_region@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   label = "disp_rdump_region";
  };

  dfps_data_memory: dfps_data_region@5cf00000 {
   reg = <0x0 0x5cf00000 0x0 0x0100000>;
   label = "dfps_data_region";
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   size = <0 0x800000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x2000000>;
   linux,cma-default;
  };
 };

 chosen {
  bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
 };

 soc: soc { };
};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@f200000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0xf200000 0x10000>,
        <0xf300000 0x100000>;
  interrupts = <1 9 4>;
 };

 jtag_mm0: jtagmm@9040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
  status = "disabled";
 };

 jtag_mm1: jtagmm@9140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
  status = "disabled";
 };

 jtag_mm2: jtagmm@9240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
  status = "disabled";
 };

 jtag_mm3: jtagmm@9340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
  status = "disabled";
 };

 jtag_mm4: jtagmm@9440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
  status = "disabled";
 };

 jtag_mm5: jtagmm@9540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
  status = "disabled";
 };

 jtag_mm6: jtagmm@9640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
  status = "disabled";
 };

 jtag_mm7: jtagmm@9740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
  status = "disabled";
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   qcom,client-id = <1>;
   qcom,allocate-on-request;
   label = "modem";
  };
 };

 slim_aud: slim@a5c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xa5c0000 0x2c000>,
   <0xa584000 0x20000>, <0xa66e000 0x2000>;
  reg-names = "slimbus_physical",
   "slimbus_bam_physical", "slimbus_lpass_mem";
  interrupts = <0 283 4>,
    <0 284 4>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x0>;
  qcom,ea-pc = <0x360>;
  status = "ok";


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 wakegic: wake-gic {
  compatible = "qcom,mpm-gic-bengal", "qcom,mpm-gic";
  interrupts-extended = <&wakegic 0 197
      1>;
  reg = <0x45f01b8 0x1000>,
   <0xf011008 0x4>;
  reg-names = "vmpm", "ipc";
  qcom,num-mpm-irqs = <96>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <3>;
 };

 wakegpio: wake-gpio {
  compatible = "qcom,mpm-gpio";
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <2>;
 };

 bluetooth: bt_wcn3990 {
  compatible = "qca,wcn3990";
  qca,bt-vdd-io-supply = <&L9A>;
  qca,bt-vdd-core-supply = <&L17A>;
  qca,bt-vdd-pa-supply = <&L23A>;
  qca,bt-vdd-xtal-supply = <&L16A>;

  qca,bt-vdd-io-voltage-level = <1700000 1900000>;
  qca,bt-vdd-core-voltage-level = <1304000 1304000>;
  qca,bt-vdd-pa-voltage-level = <3000000 3312000>;
  qca,bt-vdd-xtal-voltage-level = <1700000 1900000>;

  qca,bt-vdd-io-current-level = <1>;
  qca,bt-vdd-core-current-level = <1>;
  qca,bt-vdd-pa-current-level = <1>;
  qca,bt-vdd-xtal-current-level = <1>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
        <1 2 0xf08>,
        <1 3 0xf08>,
        <1 0 0xf08>;
  clock-frequency = <19200000>;
 };

 dcc: dcc_v2@1be2000 {
  compatible = "qcom,dcc-v2";
  reg = <0x1be2000 0x1000>,
   <0x1bee000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";
  dcc-ram-offset = <0x2000>;
 };

 timer@f120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xf120000 0x1000>;
  clock-frequency = <19200000>;

  frame@f121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xf121000 0x1000>,
         <0xf122000 0x1000>;
  };

  frame@f123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xf123000 0x1000>;
   status = "disabled";
  };

  frame@f124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xf124000 0x1000>;
   status = "disabled";
  };

  frame@f125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xf125000 0x1000>;
   status = "disabled";
  };

  frame@f126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xf126000 0x1000>;
   status = "disabled";
  };

  frame@f127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xf127000 0x1000>;
   status = "disabled";
  };

  frame@f128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xf128000 0x1000>;
   status = "disabled";
  };
 };

 arm64_cpu_erp {
  compatible = "arm,arm64-cpu-erp";
  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq";
  interrupts = <0 43 4>,
        <0 44 4>,
        <0 41 4>,
        <0 42 4>;
  poll-delay-ms = <5000>;
 };

 l2cache_pmu {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "qcom,l2cache-pmu";
  ranges;

  cluster0@f111000 {
   cluster-id = <0>;
   interrupts = <0 57 4>;
   reg = <0xf111000 0x1000>;
  };

  cluster1@f011000 {
   cluster-id = <1>;
   interrupts = <0 58 4>;
   reg = <0xf011000 0x1000>;
  };
 };

 qcom,msm-imem@c125000 {
  compatible = "qcom,msm-imem";
  reg = <0xc125000 0x1000>;
  ranges = <0x0 0xc125000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 0x8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 0x4>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 0x20>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 0xc>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 0xc8>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 0xc8>;
  };
 };

 restart@440b000 {
  compatible = "qcom,pshold";
  reg = <0x440b000 0x4>,
        <0x03d3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom_seecom: qseecom@61800000 {
  compatible = "qcom,qseecom";
  reg = <0x61800000 0x2100000>;
  reg-names = "secapp-region";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55
   512 0 0>,
   <55
   512 200000 400000>,
   <55
   512 300000 800000>,
   <55
   512 400000 1000000>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&rpmcc 134>,
   <&rpmcc 134>,
   <&rpmcc 134>,
   <&rpmcc 134>;
  qcom,ce-opp-freq = <192000000>;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_smcinvoke: smcinvoke@61800000 {
  compatible = "qcom,smcinvoke";
  reg = <0x61800000 0x2100000>;
  reg-names = "secapp-region";
 };

 qcom_rng: qrng@1b53000 {
  compatible = "qcom,msm-rng";
  reg = <0x1b53000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1
   618 0 0>,
   <1
   618 0 300000>;
  clocks = <&gcc 84>;
  clock-names = "iface_clk";
 };

 qcom_tzlog: tz-log@c125720 {
  compatible = "qcom,tz-log";
  reg = <0xc125720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qcom_cedev: qcedev@1b20000 {
  compatible = "qcom,qcedev";
  reg = <0x1b20000 0x20000>,
   <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 4>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55
    512 0 0>,
    <55
    512 393600 393600>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&rpmcc 132>,
   <&rpmcc 132>,
   <&rpmcc 132>,
   <&rpmcc 132>;
  qcom,ce-opp-freq = <192000000>;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x0086 0x0011>,
    <&apps_smmu 0x0096 0x0011>;
  qcom,iommu-dma = "atomic";

  qcom_cedev_ns_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "ns_context";
   iommus = <&apps_smmu 0x92 0>,
    <&apps_smmu 0x98 0x1>,
    <&apps_smmu 0x9F 0>;
   qcom,iommu-dma-addr-pool = <0x70000000 0X10000000>;
  };

  qcom_cedev_s_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "secure_context";
   iommus = <&apps_smmu 0x93 0>,
    <&apps_smmu 0x9C 0x1>,
    <&apps_smmu 0x9E 0>;
   qcom,iommu-dma-addr-pool = <0x70000000 0X10000000>;
   qcom,iommu-vmid = <0x9>;
   qcom,secure-context-bank;
  };
 };

 qcom_crypto: qcrypto@1b20000 {
  compatible = "qcom,qcrypto";
  reg = <0x1b20000 0x20000>,
   <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 4>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55
   512
   0 0>,
   <55
   512
   393600 393600>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&rpmcc 133>,
   <&rpmcc 133>,
   <&rpmcc 133>,
   <&rpmcc 133>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x0084 0x0011>,
   <&apps_smmu 0x0094 0x0011>;
  qcom,iommu-dma = "atomic";
 };

 qcom,mpm2-sleep-counter@4403000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4403000 0x1000>;
  clock-frequency = <32768>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 6 4>;
 };

 eud: qcom,msm-eud@1610000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupts = <0 189 4>;
  reg = <0x1610000 0x2000>,
        <0x1612000 0x1000>,
        <0x3E5018 0x4>;
  reg-names = "eud_base", "eud_mode_mgr2",
    "eud_tcsr_check_reg";
  qcom,secure-eud-en;
  qcom,eud-tcsr-check-enable;
  qcom,eud-clock-vote-req;
  clocks = <&gcc 149>;
  clock-names = "eud_ahb2phy_clk";
  status = "ok";
 };

 qcom,msm-gladiator-v2@f100000 {
  compatible = "qcom,msm-gladiator-v2";
  reg = <0xf100000 0xdc00>;
  reg-names = "gladiator_base";
  interrupts = <0 22 4>;
  clock-names = "atb_clk";
  clocks = <&rpmcc 8>;
 };

 wdog: qcom,wdt@f017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xf017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 1>,
        <0 4 4>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  interrupts = <0 194 1>;
  rpm-channel-type = <15>;
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0x0f1880b0 0x0f1980b0
          0x0f1a80b0 0x0f1b80b0>;
  qcom,config-arr = <0x0f1880b8 0x0f1980b8
       0x0f1a80b8 0x0f1b80b8>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0x0f0880b0 0x0f0980b0
          0x0f0a80b0 0x0f0b80b0>;
  qcom,config-arr = <0x0f0880b8 0x0f0980b8
       0x0f0a80b8 0x0f0b80b8>;
 };

 qcom,ghd {
  compatible = "qcom,gladiator-hang-detect";
  qcom,threshold-arr = <0x0f1d141c 0x0f1d1420
          0x0f1d1424 0x0f1d1428
          0x0f1d142c 0x0f1d1430>;
  qcom,config-reg = <0x0f1d1434>;
 };

 qcom,lpass@ab00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xab00000 0x00100>;

  vdd_lpi_cx-supply = <&L3A_LEVEL>;
  qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
  qcom,vdd_lpi_cx-uV-uA = <384 0>;
  vdd_lpi_mx-supply = <&L2A_LEVEL>;
  qcom,vdd_lpi_mx-uV-uA = <384 0>;

  clocks = <&rpmcc 141>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";
  qcom,mas-crypto = <&mas_crypto_c0>;

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,minidump-id = <5>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,complete-ramdump;
  qcom,minidump-as-elf32;


  interrupts-extended = <&intc 0 282 1>,
          <&adsp_smp2p_in 0 0>,
          <&adsp_smp2p_in 2 0>,
          <&adsp_smp2p_in 1 0>,
          <&adsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
      "qcom,err-fatal",
      "qcom,proxy-unvote",
      "qcom,err-ready",
      "qcom,stop-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 qcom,turing@b300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xb300000 0x100000>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&rpmcc 142>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";
  qcom,mas-crypto = <&mas_crypto_c0>;

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,minidump-id = <7>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,complete-ramdump;
  qcom,minidump-as-elf32;


  interrupts-extended = <&intc 0 265 1>,
          <&cdsp_smp2p_in 0 0>,
          <&cdsp_smp2p_in 2 0>,
          <&cdsp_smp2p_in 1 0>,
          <&cdsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
      "qcom,err-fatal",
      "qcom,proxy-unvote",
      "qcom,err-ready",
      "qcom,stop-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  c0_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x0>;
  };

  c1_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x1>;
  };

  c2_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x2>;
  };

  c3_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x3>;
  };

  c100_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x4>;
  };

  c101_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x5>;
  };

  c102_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x6>;
  };

  c103_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x7>;
  };

  c_scandump {
   qcom,dump-size = <0x40000>;
   qcom,dump-id = <0xeb>;
  };

  l1_icache0 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x60>;
  };

  l1_icache1 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x61>;
  };

  l1_icache2 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x62>;
  };

  l1_icache3 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x63>;
  };

  l1_icache100 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x64>;
  };

  l1_icache101 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x65>;
  };

  l1_icache102 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x66>;
  };

  l1_icache103 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x67>;
  };

  l1_dcache0 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x80>;
  };

  l1_dcache1 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x81>;
  };

  l1_dcache2 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x82>;
  };

  l1_dcache3 {
   qcom,dump-size = <0x9040>;
   qcom,dump-id = <0x83>;
  };

  l1_dcache100 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x84>;
  };

  l1_dcache101 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x85>;
  };

  l1_dcache102 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x86>;
  };

  l1_dcache103 {
   qcom,dump-size = <0x12000>;
   qcom,dump-id = <0x87>;
  };

  l2_tlb0 {
   qcom,dump-size = <0x2000>;
   qcom,dump-id = <0x120>;
  };

  l2_tlb1 {
   qcom,dump-size = <0x2000>;
   qcom,dump-id = <0x121>;
  };

  l2_tlb2 {
   qcom,dump-size = <0x2000>;
   qcom,dump-id = <0x122>;
  };

  l2_tlb3 {
   qcom,dump-size = <0x2000>;
   qcom,dump-id = <0x123>;
  };

  l2_tlb100 {
   qcom,dump-size = <0x4800>;
   qcom,dump-id = <0x124>;
  };

  l2_tlb101 {
   qcom,dump-size = <0x4800>;
   qcom,dump-id = <0x125>;
  };

  l2_tlb102 {
   qcom,dump-size = <0x4800>;
   qcom,dump-id = <0x126>;
  };

  l2_tlb103 {
   qcom,dump-size = <0x4800>;
   qcom,dump-id = <0x127>;
  };

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  tmc_etf {
   qcom,dump-size = <0x8000>;
   qcom,dump-id = <0xf0>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etf_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };
 };

 sdcc1_ice: sdcc1ice@4748000 {
  compatible = "qcom,ice";
  reg = <0x4748000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&gcc 110>,
   <&gcc 109>,
   <&gcc 106>,
   <&gcc 107>;
  qcom,op-freq-hz = <300000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1
    606 0 0>,
    <1
    606 1000 0>;

  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@4744000 {
  compatible = "qcom,sdhci-msm-v5", "qcom,sdhci-msm-cqe";
  reg = <0x4744000 0x1000>, <0x4745000 0x1000>;
  reg-names = "hc_mem", "cqhci_mem";

  interrupts-extended = <&intc 0 348 4>,
    <&intc 0 352 4>,
    <&tlmm 19 1>;
  interrupt-names = "hc_irq", "pwr_irq", "tb_trig_irq";
  sdhc-msm-crypto = <&sdcc1_ice>;

  qcom,bus-width = <8>;
  qcom,large-address-bus;

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
      192000000 384000000>;
  qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,scaling-lower-bus-speed-mode = "DDR52";

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <78 512 0 0>, <1 606 0 0>,

   <78 512 1046 1600>,
   <1 606 1600 1600>,

   <78 512 20480 80000>,
   <1 606 80000 80000>,

   <78 512 25600 250000>,
   <1 606 50000 133320>,

   <78 512 51200 250000>,
   <1 606 65000 133320>,

   <78 512 102400 250000>,
   <1 606 65000 133320>,

   <78 512 204800 800000>,
   <1 606 200000 300000>,

   <78 512 204800 800000>,
   <1 606 200000 300000>,

   <78 512 1338562 4096000>,
   <1 606 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 400000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <26 26>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cmdq-latency-us = <26 26>, <26 26>;
  qcom,pm-qos-legacy-latency-us = <26 26>, <26 26>;

  clocks = <&gcc 106>,
   <&gcc 107>,
   <&gcc 109>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";

  qcom,ice-clk-rates = <300000000 100000000>;


  resets = <&gcc 2>;
  reset-names = "core_reset";


  qcom,dll-hsr-list = <0x000f642c 0x0 0x0 0x00010800 0x80040850>;

  qcom,nonremovable;
  status = "disabled";
 };

 sdhc_2: sdhci@4784000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x4784000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 350 4>,
    <0 353 4>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,clk-rates = <400000 20000000 25000000
    50000000 100000000 202000000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
          "SDR104";

  qcom,devfreq,freq-table = <50000000 202000000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 3200>,
   <1 608 1600 1600>,

   <81 512 52286 250000>,
   <1 608 80000 133320>,

   <81 512 65360 250000>,
   <1 608 100000 133320>,

   <81 512 130718 250000>,
   <1 608 133320 133320>,

   <81 512 261438 250000>,
   <1 608 150000 133320>,

   <81 512 261438 800000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <26 26>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-legacy-latency-us = <26 26>, <26 26>;


  clocks = <&gcc 111>,
   <&gcc 112>;
  clock-names = "iface_clk", "core_clk";


  qcom,dll-hsr-list = <0x0007642c 0x0 0x0 0x00010800 0x80040868>;

  status = "disabled";
 };

 ufs_ice: ufsice@4810000 {
  compatible = "qcom,ice";
  reg = <0x4810000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk", "bus_clk",
    "iface_clk", "ice_core_clk";
  clocks = <&gcc 118>,
   <&gcc 165>,
   <&gcc 117>,
   <&gcc 120>;
  qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
  vdd-hba-supply = <&gcc_ufs_phy_gdsc>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1
     757 0 0>,
    <1
     757 1000 0>;

  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
 };

 ufsphy_mem: ufsphy_mem@4807000 {
  reg = <0x4807000 0xdb8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;

  lanes-per-direction = <1>;

  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&rpmcc 0>,
   <&gcc 165>,
   <&gcc 122>;

  status = "disabled";
 };

 ufshc_mem: ufshc@4804000 {
  compatible = "qcom,ufshc";
  reg = <0x4804000 0x3000>;
  interrupts = <0 356 4>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  lanes-per-direction = <1>;
  dev-ref-clk-freq = <0>;
  spm-level = <5>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&gcc 118>,
   <&gcc 115>,
   <&gcc 117>,
   <&gcc 126>,
   <&gcc 120>,
   <&rpmcc 0>,
   <&gcc 125>,
   <&gcc 124>;
  freq-table-hz =
   <50000000 200000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  qcom,msm-bus,name = "ufshc_mem";
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 1629 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi"
  <123 512 0 0>, <1 757 0 0>,
  <123 512 922 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 127796 0>, <1 757 1000 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 149422 0>, <1 757 1000 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 7643136 0>, <1 757 307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cpu-group-latency-us = <26 26>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&gcc 3>;
  reset-names = "core_reset";
  non-removable;

  status = "disabled";
 };

 thermal_zones: thermal-zones {};

 tsens0:tsens@c222000 {
  compatible = "qcom,tsens24xx";
  reg = <0x04410000 0x8>,
        <0x04411000 0x1ff>;
  reg-names = "tsens_srot_physical",
        "tsens_tm_physical";
  interrupts = <0 275 0>, <0 190 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  tsens-reinit-wa;
  #thermal-sensor-cells = <1>;
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
   #clock-cells = <0>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
   #clock-cells = <0>;
  };
 };

 rpmcc: qcom,rpmcc {
  compatible = "qcom,rpmcc-bengal";
  #clock-cells = <1>;
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
  qcom,guard-memory;
  qcom,vm-nav-path;
 };

 gcc: qcom,gcc@1400000 {
  compatible = "qcom,bengal-gcc", "syscon";
  reg = <0x1400000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_cx_ao-supply = <&VDD_CX_LEVEL_AO>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 dispcc: qcom,dispcc@5f00000 {
  compatible = "qcom,bengal-dispcc", "syscon";
  reg = <0x05f00000 0x20000>;
  reg-names = "cc_base";
  clock-names = "cfg_ahb_clk";
  clocks = <&gcc 61>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 gpucc: qcom,gpucc@5990000 {
  compatible = "qcom,bengal-gpucc", "syscon";
  reg = <0x5990000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <&msm_gpu>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 mccc_debug: syscon@447d200 {
  compatible = "syscon";
  reg = <0x447d200 0x100>;
 };

 cpucc_debug: syscon@f11101c {
  compatible = "syscon";
  reg = <0xf11101c 0x4>;
 };

 debugcc: qcom,cc-debug {
  compatible = "qcom,bengal-debugcc";
  qcom,gcc = <&gcc>;
  qcom,dispcc = <&dispcc>;
  qcom,gpucc = <&gpucc>;
  qcom,mccc = <&mccc_debug>;
  qcom,cpucc = <&cpucc_debug>;
  clock-names = "xo_clk_src";
  clocks = <&rpmcc 0>;
  #clock-cells = <1>;
 };

 cpufreq_hw: qcom,cpufreq-hw {
  compatible = "qcom,cpufreq-hw";
  reg = <0xf521000 0x1000>, <0xf523000 0x1000>;
  reg-names = "freq-domain0", "freq-domain1";
  clocks = <&rpmcc 0>, <&gcc 0>;
  clock-names = "xo", "alternate";
  qcom,no-accumulative-counter;
  qcom,max-lut-entries = <12>;
  #freq-domain-cells = <2>;
 };

 tcsr_mutex_block: syscon@00340000 {
  compatible = "syscon";
  reg = <0x340000 0x20000>;
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 rpm_msg_ram: memory@045f0000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x45f0000 0x7000>;
 };

 apcs_glb: mailbox@0f111000 {
  compatible = "qcom,bengal-apcs-hmss-global";
  reg = <0xF111000 0x1000>;

  #mbox-cells = <1>;
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,rpc-latency-us = <611>;
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C01 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C02 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C03 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C04 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C05 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C06 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x0C09 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x01C3 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x01C4 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x01C5 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb13 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x01C6 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

  qcom,msm_fastrpc_compute_cb14 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x01C7 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable";
  };

 };

 rpm-glink {
  compatible = "qcom,glink-rpm";
  interrupts = <0 194 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  qcom,rpm_glink_ssr {
   qcom,glink-channels = "glink_ssr";
   qcom,notify-edges = <&glink_modem>,
         <&glink_adsp>,
         <&glink_cdsp>;
  };

 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_modem: modem {
   qcom,remote-pid = <1>;
   transport = "smem";
   mboxes = <&apcs_glb 12>;
   mbox-names = "mpss_smem";
   interrupts = <0 68 1>;

   label = "modem";
   qcom,glink-label = "mpss";

   qcom,modem_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,modem_ds {
    qcom,glink-channels = "DS";
    qcom,intents = <0x4000 2>;
   };

   qcom,modem_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_cdsp>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&apcs_glb 8>;
   mbox-names = "adsp_smem";
   interrupts = <0 277 1>;

   label = "adsp";
   qcom,glink-label = "lpass";

   qcom,adsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,apr_tal_rpmsg {
    qcom,glink-channels = "apr_audio_svc";
    qcom,intents = <0x200 20>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_cdsp>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&apcs_glb 28>;
   mbox-names = "cdsp_smem";
   interrupts = <0 261 1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-latency-us = <100>;
     qcom,qos-maxhold-ms = <20>;
    };
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_adsp>;
   };
  };
 };

 qcom,glinkpkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 70 1>;
  mboxes = <&apcs_glb 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };


  smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts = <0 279 1>;
  mboxes = <&apcs_glb 10>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts = <0 263 1>;
  mboxes = <&apcs_glb 30>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };

 qfprom: qfprom@1b40000 {
  compatible = "qcom,qfprom";
  reg = <0x1b40000 0x7000>;
  #address-cells = <1>;
  #size-cells = <1>;
  read-only;
  ranges;

  stm_debug_fuse: stm@20f0 {
   reg = <0x20f0 0x4>;
  };

  feat_conf5: feat_conf5@6018 {
   reg = <0x6018 0x4>;
  };

  feat_conf10: feat_conf10@602c {
   reg = <0x602c 0x4>;
  };

  adsp_variant: adsp_variant@6011 {
   reg = <0x6011 0x1>;
   bits = <3 1>;
  };

  gpu_speed_bin: gpu_speed_bin@6006 {
   reg = <0x6006 0x2>;
   bits = <5 8>;
  };

  gpu_gaming_bin: gpu_gaming_bin@602d {
   reg = <0x602d 0x1>;
   bits = <5 1>;
  };
 };

 spmi_bus: qcom,spmi@1c40000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x1c40000 0x1100>,
   <0x1e00000 0x2000000>,
   <0x3e00000 0x100000>,
   <0x3f00000 0xa0000>,
   <0x1c0a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 183 4>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 icnss: qcom,icnss@C800000 {
  compatible = "qcom,icnss";
  reg = <0xC800000 0x800000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_ipa";
  iommus = <&apps_smmu 0x1A0 0x1>;
  interrupts = <0 358 4 >,
        <0 359 4 >,
        <0 360 4 >,
        <0 361 4 >,
        <0 362 4 >,
        <0 363 4 >,
        <0 364 4 >,
        <0 365 4 >,
        <0 366 4 >,
        <0 367 4 >,
        <0 368 4 >,
        <0 369 4 >;
  qcom,wlan-msa-fixed-region = <&wlan_msa_mem>;
  qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
  qcom,iommu-dma = "fastmap";
  qcom,iommu-faults = "stall-disable";
  qcom,iommu-geometry = <0xa0000000 0x10010000>;
  vdd-cx-mx-supply = <&L8A>;
  vdd-1.8-xo-supply = <&L16A>;
  vdd-1.3-rfa-supply = <&L17A>;
  vdd-3.3-ch0-supply = <&L23A>;
  qcom,vdd-cx-mx-config = <640000 640000>;
  qcom,vdd-3.3-ch0-config = <3000000 3312000>;
  qcom,smp2p_map_wlan_1_in {
   interrupts-extended = <&smp2p_wlan_1_in 0 0>,
           <&smp2p_wlan_1_in 1 0>;
   interrupt-names = "qcom,smp2p-force-fatal-error",
       "qcom,smp2p-early-crash-ind";
  };
 };

 qcom,venus@5ab0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5ab0000 0x20000>;

  vdd-supply = <&gcc_venus_gdsc>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&gcc 146>,
   <&gcc 140>,
   <&gcc 141>,
   <&gcc 143>;
  clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
  qcom,proxy-clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
  qcom,mas-crypto = <&mas_crypto_c0>;

  qcom,core-freq = <240000000>;
  qcom,ahb-freq = <240000000>;

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };

 cx_ipeak_lm: cx_ipeak@3ed000 {
  compatible = "qcom,cx-ipeak-v2";
  reg = <0x3ed000 0xe008>;
 };

 pil_modem: qcom,mss@6080000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x6080000 0x100>;

  clocks = <&rpmcc 139>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";
  qcom,mas-crypto = <&mas_crypto_c0>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,proxy-reg-names = "vdd_cx";

  qcom,firmware-name = "modem";
  memory-region = <&pil_modem_mem>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,pas-id = <4>;
  qcom,smem-id = <421>;
  qcom,minidump-id = <3>;
  qcom,aux-minidump-ids = <4>;
  qcom,complete-ramdump;
  qcom,sequential-fw-load;

  qcom,msm-bus,name = "pil-modem";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 512 0 0>,
   <1 512 0 8171520>;


  interrupts-extended = <&intc 0 307 1>,
    <&modem_smp2p_in 0 0>,
    <&modem_smp2p_in 2 0>,
    <&modem_smp2p_in 1 0>,
    <&modem_smp2p_in 3 0>,
    <&modem_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&modem_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 ddr_bw_opp_table: ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 { opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-300 { opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-451 { opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-547 { opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-681 { opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-768 { opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-931 { opp-hz = /bits/ 64 <((931 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x20>;};
  opp-1017 { opp-hz = /bits/ 64 <((1017 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1353 { opp-hz = /bits/ 64 <((1353 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1555 { opp-hz = /bits/ 64 <((1555 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1804 { opp-hz = /bits/ 64 <((1804 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
 };

 suspendable_ddr4_bw_opp_table: suspendable-ddr4-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 { opp-hz = /bits/ 64 <((0 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-200 { opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-300 { opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-451 { opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-547 { opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-681 { opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-768 { opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0xA0>;};
  opp-931 { opp-hz = /bits/ 64 <((931 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x20>;};
  opp-1017 { opp-hz = /bits/ 64 <((1017 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1353 { opp-hz = /bits/ 64 <((1353 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1555 { opp-hz = /bits/ 64 <((1555 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1804 { opp-hz = /bits/ 64 <((1804 * 1000000 * 8) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
 };

 cpu_cpu_ddr_bw: qcom,cpu-cpu-ddr-bw {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu_cpu_ddr_bwmon: qcom,cpu-cpu-ddr-bwmon@01b8e200 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x01b8e300 0x100>, <0x01b8e200 0x100>;
  reg-names = "base", "global_base";
  interrupts = <0 421 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu0_cpu_ddr_lat: qcom,cpu0-cpu-ddr-lat {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu0_memlat_cpugrp: qcom,cpu0-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;

  cpu0_cpu_ddr_latmon: qcom,cpu0-cpu-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,target-dev = <&cpu0_cpu_ddr_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,stall-cycle-ev = <0xE7>;
   ddr3-map {
    qcom,ddr-type = <5>;
    qcom,core-dev-table =
     < 864000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
     < 1305600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
     < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
   };

   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 864000 ((300 * 1000000 * 8) / (1024 * 1024)) >,
     < 1305600 ((547 * 1000000 * 8) / (1024 * 1024)) >,
     < 1420000 ((768 * 1000000 * 8) / (1024 * 1024)) >,
     < 1804800 ((1017 * 1000000 * 8) / (1024 * 1024)) >;
   };
  };

  cpu0_computemon: qcom,cpu0-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;
   ddr3-map {
    qcom,ddr-type = <5>;
    qcom,core-dev-table =
     < 614400 ((200 * 1000000 * 8) / (1024 * 1024)) >,
     < 1305600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
     < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
   };

   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 614400 ((300 * 1000000 * 8) / (1024 * 1024)) >,
     < 1017600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
     < 1420000 ((547 * 1000000 * 8) / (1024 * 1024)) >,
     < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
   };
  };
 };

 cpu4_cpu_ddr_lat: qcom,cpu4-cpu-ddr-lat {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_cpu_ddr_latfloor: qcom,cpu4-cpu-ddr-latfloor {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_memlat_cpugrp: qcom,cpu4-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;

  cpu4_cpu_ddr_latmon: qcom,cpu4-cpu-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,target-dev = <&cpu4_cpu_ddr_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,stall-cycle-ev = <0x24>;
   ddr3-map {
    qcom,ddr-type = <5>;
    qcom,core-dev-table =
     < 1056000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
     < 1401600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
     < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >,
     < 2016000 ((931 * 1000000 * 8) / (1024 * 1024)) >;
   };

   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 902400 ((451 * 1000000 * 8) / (1024 * 1024)) >,
     < 1401600 ((1017 * 1000000 * 8) / (1024 * 1024)) >,
     < 1804800 ((1555 * 1000000 * 8) / (1024 * 1024)) >,
     < 2016000 ((1804 * 1000000 * 8) / (1024 * 1024)) >;
   };
  };

  cpu4_computemon: qcom,cpu4-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,target-dev = <&cpu4_cpu_ddr_latfloor>;
   ddr3-map {
    qcom,ddr-type = <5>;
    qcom,core-dev-table =
     < 652800 ((200 * 1000000 * 8) / (1024 * 1024)) >,
     < 1056000 ((451 * 1000000 * 8) / (1024 * 1024)) >,
     < 1401600 ((547 * 1000000 * 8) / (1024 * 1024)) >,
     < 1536000 ((768 * 1000000 * 8) / (1024 * 1024)) >,
     < 2016000 ((931 * 1000000 * 8) / (1024 * 1024)) >;
   };

   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 902400 ((300 * 1000000 * 8) / (1024 * 1024)) >,
     < 1056000 ((547 * 1000000 * 8) / (1024 * 1024)) >,
     < 1401680 ((768 * 1000000 * 8) / (1024 * 1024)) >,
     < 1804800 ((1017 * 1000000 * 8) / (1024 * 1024)) >,
     < 2016000 ((1804 * 1000000 * 8) / (1024 * 1024)) >;
   };
  };
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-platform-type-msm;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 ipa_hw: qcom,ipa@0x5800000 {
  compatible = "qcom,ipa";
  reg = <0x5800000 0x34000>,
   <0x5804000 0x28000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts = <0 257 0>, <0 259 0>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <16>;
  qcom,ipa-hw-mode = <0>;
  qcom,platform-type = <1>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi2;
  qcom,ipa-wdi2_over_gsi;
  qcom,ipa-endp-delay-wa;
  qcom,ipa-fltrt-not-hashable;
  qcom,use-64-bit-dma-mask;
  qcom,arm-smmu;
  qcom,smmu-fast-map;
  qcom,use-ipa-pm;
  qcom,skip-ieob-mask-wa;
  clocks = <&rpmcc 10>;
  clock-names = "core_clk";
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

  <90 512 0 0>,
  <90 585 0 0>,
  <1 676 0 0>,

  <90 512 80000 465000>,
  <90 585 80000 68570>,
  <1 676 80000 30>,

  <90 512 80000 2000000>,
  <90 585 80000 267461>,
  <1 676 80000 109890>,

  <90 512 206000 4000000>,
  <90 585 206000 712961>,
  <1 676 206000 491520>,

  <90 512 206000 5598900>,
  <90 585 206000 1436481>,
  <1 676 206000 491520>;
  qcom,bus-vector-names =
    "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
  qcom,throughput-threshold = <310 600 1000>;
  qcom,scaling-exceptions = <>;


  qcom,smp2p_map_ipa_1_out {
   compatible = "qcom,smp2p-map-ipa-1-out";
  qcom,smem-states = <&smp2p_ipa_1_out 0>;
   qcom,smem-state-names = "ipa-smp2p-out";
  };

  qcom,smp2p_map_ipa_1_in {
   compatible = "qcom,smp2p-map-ipa-1-in";
   interrupts-extended = <&smp2p_ipa_1_in 0 0>;
   interrupt-names = "ipa-smp2p-in";
  };
 };

 ipa_smmu_ap: ipa_smmu_ap {
  compatible = "qcom,ipa-smmu-ap-cb";
  iommus = <&apps_smmu 0x0140 0x0>;
  qcom,iommu-dma-addr-pool = <0x10000000 0x30000000>;

  qcom,iommu-dma = "fastmap";
  qcom,additional-mapping = <0x0c123000 0x0c123000 0x2000>;
  qcom,iommu-geometry = <0 0xB0000000>;
 };

 ipa_smmu_wlan: ipa_smmu_wlan {
  compatible = "qcom,ipa-smmu-wlan-cb";
  iommus = <&apps_smmu 0x0141 0x0>;

  qcom,iommu-dma = "atomic";
 };

 ipa_smmu_uc: ipa_smmu_uc {
  compatible = "qcom,ipa-smmu-uc-cb";
  iommus = <&apps_smmu 0x0142 0x0>;
  qcom,iommu-dma-addr-pool = <0x40400000 0x1fc00000>;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 qcom,demux {
  compatible = "qcom,demux";
 };

 simtray {
  compatible = "xiaomi,simtray-status";
  status-gpio = <&tlmm 79 0x00>;
 };

 dpdt {
                compatible = "xiaomi,dpdt-status";
                status-gpio = <&tlmm 44 0x00>;
        };
};

# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-gdsc.dtsi" 1
&soc {

 gcc_camss_top_gdsc: qcom,gdsc@1458004 {
  compatible = "qcom,gdsc";
  reg = <0x1458004 0x4>;
  regulator-name = "gcc_camss_top_gdsc";
  status = "disabled";
 };

 gcc_ufs_phy_gdsc: qcom,gdsc@1445004 {
  compatible = "qcom,gdsc";
  reg = <0x1445004 0x4>;
  regulator-name = "gcc_ufs_phy_gdsc";
  status = "disabled";
 };

 gcc_usb30_prim_gdsc: qcom,gdsc@141a004 {
  compatible = "qcom,gdsc";
  reg = <0x141a004 0x4>;
  regulator-name = "gcc_usb30_prim_gdsc";
  status = "disabled";
 };

 gcc_vcodec0_gdsc: qcom,gdsc@1458098 {
  compatible = "qcom,gdsc";
  reg = <0x1458098 0x4>;
  regulator-name = "gcc_vcodec0_gdsc";
  status = "disabled";
 };

 gcc_venus_gdsc: qcom,gdsc@145807c {
  compatible = "qcom,gdsc";
  reg = <0x145807c 0x4>;
  regulator-name = "gcc_venus_gdsc";
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@147d060 {
  compatible = "qcom,gdsc";
  reg = <0x147d060 0x4>;
  regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@147d07c {
  compatible = "qcom,gdsc";
  reg = <0x147d07c 0x4>;
  regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc: qcom,gdsc@147d074 {
  compatible = "qcom,gdsc";
  reg = <0x147d074 0x4>;
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc: qcom,gdsc@147d078 {
  compatible = "qcom,gdsc";
  reg = <0x147d078 0x4>;
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
  qcom,no-status-check-on-disable;
  status = "disabled";
 };


 mdss_core_gdsc: qcom,gdsc@5f03000 {
  compatible = "qcom,gdsc";
  reg = <0x5f03000 0x4>;
  regulator-name = "mdss_core_gdsc";
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
  status = "disabled";
 };


 gpu_gx_domain_addr: syscon@5991508 {
  compatible = "syscon";
  reg = <0x5991508 0x4>;
 };

 gpu_cx_hw_ctrl: syscon@5991540 {
  compatible = "syscon";
  reg = <0x5991540 0x4>;
 };

 gpu_gx_sw_reset: syscon@5991008 {
  compatible = "syscon";
  reg = <0x5991008 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@599106c {
  compatible = "qcom,gdsc";
  reg = <0x599106c 0x4>;
  regulator-name = "gpu_cx_gdsc";
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  qcom,clk-dis-wait-val = <8>;
  status = "disabled";
 };

 gpu_gx_gdsc: qcom,gdsc@599100c {
  compatible = "qcom,gdsc";
  reg = <0x599100c 0x4>;
  regulator-name = "gpu_gx_gdsc";
  sw-reset = <&gpu_gx_sw_reset>;
  domain-addr = <&gpu_gx_domain_addr>;
  status = "disabled";
 };
};
# 2719 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-usb.dtsi" 1


# 1 "../scripts/dtc/include-prefixes/dt-bindings/phy/qcom,usb3-11nm-qmp-combo.h" 1
# 4 "../arch/arm64/boot/dts/vendor/qcom/bengal-usb.dtsi" 2

&soc {

 usb0: ssusb@4e00000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x4e00000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x120 0x0>;
  qcom,iommu-dma = "atomic";
  qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 302 4>,
   <0 422 4>,
   <0 260 4>;
  interrupt-names = "pwr_event_irq", "ss_phy_irq", "hs_phy_irq";

  clocks = <&gcc 128>,
   <&gcc 116>,
   <&gcc 56>,
   <&gcc 134>,
   <&gcc 133>,
   <&gcc 130>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "xo", "sleep_clk", "utmi_clk";

  resets = <&gcc 4>;
  reset-names = "core_reset";

  USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
  dpdm-supply = <&qusb_phy0>;

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  qcom,gsi-disable-io-coherency;

  qcom,msm-bus,name = "usb0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <61 512 0 0>,
   <61 676 0 0>,
   <1 583 0 0>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61 512 1 1>,
   <61 676 1 1>,
   <1 583 1 1>;

  dwc3@4e00000 {
   compatible = "snps,dwc3";
   reg = <0x4e00000 0xcd00>;
   interrupt-parent = <&intc>;
   interrupts = <0 255 4>;
   usb-phy = <&qusb_phy0>, <&usb_qmp_phy>;
   tx-fifo-resize;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,dis_u2_susphy_quirk;
   snps,dis_enblslpm_quirk;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   usb-core-id = <0>;
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };

  qcom,usbbam@0x04f04000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x04f04000 0x17000>;
   interrupts = <0 253 4>;

   qcom,usb-bam-fifo-baseaddr = <0xc121000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x08064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };


 qusb_phy0: qusb@1613000 {
  compatible = "qcom,qusb2phy";
  reg = <0x01613000 0x180>,
   <0x003cb250 0x4>,
   <0x01b40258 0x4>,
   <0x01612000 0x4>;
  reg-names = "qusb_phy_base",
   "tcsr_clamp_dig_n_1p8",
   "tune2_efuse_addr",
   "eud_enable_reg";

  vdd-supply = <&pm6125_l4>;
  vdda18-supply = <&pm6125_l12>;
  vdda33-supply = <&pm6125_l15>;
  qcom,vdd-voltage-level = <0 925000 970000>;
  qcom,tune2-efuse-bit-pos = <25>;
  qcom,tune2-efuse-num-bits = <4>;
  qcom,tune2-efuse-correction = <(-5)>;
  qcom,qusb-phy-init-seq = <0xf8 0x80
     0xb3 0x84
     0x81 0x88
     0xc7 0x8c
     0x30 0x08
     0x79 0x0c
     0x21 0x10
     0x14 0x9c
     0x80 0x04
     0x9f 0x1c
     0x00 0x18>;
  phy_type = "utmi";
  qcom,phy-clk-scheme = "cmos";
  qcom,major-rev = <1>;

  clocks = <&rpmcc 136>,
   <&gcc 149>;
  clock-names = "ref_clk_src", "cfg_ahb_clk";

  resets = <&gcc 0>;
  reset-names = "phy_reset";
 };


 usb_qmp_phy: ssphy@1615000 {
  compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
  reg = <0x01615000 0x1000>,
   <0x03cb244 0x4>;
  reg-names = "qmp_phy_base",
   "vls_clamp_reg";

  vdd-supply = <&pm6125_l4>;
  core-supply = <&pm6125_l12>;
  qcom,vdd-voltage-level = <0 925000 970000>;
  qcom,core-voltage-level = <0 1800000 1800000>;
  qcom,qmp-phy-init-seq =

    <0x00AC 0x14 0x00
     0x0034 0x08 0x00
     0x0174 0x30 0x00
     0x003C 0x06 0x00
     0x00B4 0x00 0x00
     0x00B8 0x08 0x00
     0x0070 0x0f 0x00
     0x019C 0x01 0x00
     0x0178 0x00 0x00
     0x00D0 0x82 0x00
     0x00DC 0x55 0x00
     0x00E0 0x55 0x00
     0x00E4 0x03 0x00
     0x0078 0x0b 0x00
     0x0084 0x16 0x00
     0x0090 0x28 0x00
     0x0108 0x80 0x00
     0x010C 0x00 0x00
     0x0184 0x0a 0x00
     0x004C 0x15 0x00
     0x0050 0x34 0x00
     0x0054 0x00 0x00
     0x00C8 0x00 0x00
     0x018C 0x00 0x00
     0x00CC 0x00 0x00
     0x0128 0x00 0x00
     0x000C 0x0a 0x00
     0x0010 0x01 0x00
     0x001C 0x31 0x00
     0x0020 0x01 0x00
     0x0014 0x00 0x00
     0x0018 0x00 0x00
     0x0024 0xde 0x00
     0x0028 0x07 0x00
     0x0048 0x0f 0x00
     0x0194 0x06 0x00
     0x0100 0x80 0x00
     0x00A8 0x01 0x00
     0x0430 0x0b 0x00
     0x0830 0x0b 0x00
     0x0444 0x00 0x00
     0x0844 0x00 0x00
     0x043C 0x00 0x00
     0x083C 0x00 0x00
     0x0440 0x00 0x00
     0x0840 0x00 0x00
     0x0408 0x0a 0x00
     0x0808 0x0a 0x00
     0x0414 0x06 0x00
     0x0814 0x06 0x00
     0x0434 0x75 0x00
     0x0834 0x75 0x00
     0x04D4 0x02 0x00
     0x08D4 0x02 0x00
     0x04D8 0x4e 0x00
     0x08D8 0x4e 0x00
     0x04DC 0x18 0x00
     0x08DC 0x18 0x00
     0x04F8 0x77 0x00
     0x08F8 0x77 0x00
     0x04FC 0x80 0x00
     0x08FC 0x80 0x00
     0x04C0 0x0a 0x00
     0x08C0 0x0a 0x00
     0x0504 0x03 0x00
     0x0904 0x03 0x00
     0x050C 0x16 0x00
     0x090C 0x16 0x00
     0x0500 0x00 0x00
     0x0900 0x00 0x00
     0x0564 0x00 0x00
     0x0964 0x00 0x00
     0x0260 0x10 0x00
     0x0660 0x10 0x00
     0x02A4 0x12 0x00
     0x06A4 0x12 0x00
     0x028C 0xc6 0x00
     0x068C 0xc6 0x00
     0x0244 0x00 0x00
     0x0644 0x00 0x00
     0x0248 0x00 0x00
     0x0648 0x00 0x00
     0x0C0C 0x9f 0x00
     0x0C24 0x17 0x00
     0x0C28 0x0f 0x00
     0x0CC8 0x83 0x00
     0x0CC4 0x02 0x00
     0x0CCC 0x09 0x00
     0x0CD0 0xa2 0x00
     0x0CD4 0x85 0x00
     0x0C80 0xd1 0x00
     0x0C84 0x1f 0x00
     0x0C88 0x47 0x00
     0x0CB8 0x75 0x00
     0x0CBC 0x13 0x00
     0x0CB0 0x86 0x00
     0x0CA0 0x04 0x00
     0x0C8C 0x44 0x00
     0x0C70 0xe7 0x00
     0x0C74 0x03 0x00
     0x0C78 0x40 0x00
     0x0C7C 0x00 0x00
     0x0DD8 0x88 0x00
     0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0xd74
     0xcd8
     0xcdc
     0xc04
     0xc00
     0xc08
     0xa00>;

  clocks = <&gcc 136>,
   <&gcc 137>,
   <&rpmcc 136>,
   <&gcc 134>,
   <&gcc 149>;

  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "cfg_ahb_clk";

  resets = <&gcc 10>,
   <&gcc 9>;
  reset-names = "phy_reset", "phy_phy_reset";
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x1cf 0x0>;
  qcom,iommu-dma = "disabled";
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };
};
# 2720 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-ion.dtsi" 1
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  system_secure_heap: qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@26 {
   reg = <26>;
   memory-region = <&user_contig_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 2721 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-bus.dtsi" 1



&soc {
 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x1880000 0x60200>,
   <0x4480000 0x80000>,
   <0x1900000 0x8200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>;
  reg-names = "sys_noc-base", "bimc-base", "config_noc-base",
    "qup_virt-base", "fab-gpu_vert-base",
    "mmnrt_virt-base", "mmrt_virt-base";



  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&rpmcc 121>,
    <&rpmcc 122>;
  };

  fab_config_noc: fab-config_noc {
   cell-id = <5120>;
   label = "fab-config_noc";
   qcom,fab-dev;
   qcom,base-name = "config_noc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&rpmcc 144>,
    <&rpmcc 145>;
  };

  fab_qup_virt: fab-qup_virt {
   cell-id = <6158>;
   label = "fab-qup_virt";
   qcom,fab-dev;
   qcom,base-name = "qup_virt-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&rpmcc 12>,
    <&rpmcc 13>;
  };

  fab_sys_noc: fab-sys_noc {
   cell-id = <1024>;
   label = "fab-sys_noc";
   qcom,fab-dev;
   qcom,base-name = "sys_noc-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&rpmcc 119>,
    <&rpmcc 120>;
  };

  fab_gpu_vert: fab-gpu_vert {
   cell-id = <6159>;
   label = "fab-gpu_vert";
   qcom,vert-dev;
   qcom,base-name = "fab-gpu_vert-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
  };

  fab_mmnrt_virt: fab-mmnrt_virt {
   cell-id = <6160>;
   label = "fab-mmnrt_virt";
   qcom,fab-dev;
   qcom,base-name = "mmnrt_virt-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   qcom,util-fact = <142>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&rpmcc 148>,
    <&rpmcc 149>;
  };

  fab_mmrt_virt: fab-mmrt_virt {
   cell-id = <6161>;
   label = "fab-mmrt_virt";
   qcom,fab-dev;
   qcom,base-name = "mmrt_virt-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   qcom,util-fact = <139>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&rpmcc 156>,
    <&rpmcc 157>;
  };



  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_snoc_bimc_rt: mas-snoc-bimc-rt {
   cell-id = <178>;
   label = "mas-snoc-bimc-rt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <163>;
  };

  mas_snoc_bimc_nrt: mas-snoc-bimc-nrt {
   cell-id = <179>;
   label = "mas-snoc-bimc-nrt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <164>;
  };

  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_gpu_cdsp_bimc: mas-gpu-cdsp-bimc {
   cell-id = <180>;
   label = "mas-gpu-cdsp-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <165>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <6>;
   qcom,prio-rd = <6>;
   qcom,prio-wr = <6>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };

  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_qhs_tlmm_south
     &slv_qhs_camera_rt_throttle_cfg
     &slv_qhs_cdsp_throttle_cfg
     &slv_srvc_cnoc &slv_qhs_sdc2
     &slv_qhs_sdc1
     &slv_qhs_qm_cfg &slv_qhs_tlmm_east
     &slv_qhs_bimc_cfg &slv_qhs_usb3
     &slv_qhs_qm_mpu_cfg
     &slv_qhs_camera_nrt_throttle_cfg
     &slv_qhs_tlmm_west &slv_qhs_qdss_cfg
     &slv_qhs_pdm &slv_qhs_ipa_cfg
     &slv_qhs_display_throttle_cfg &slv_qhs_tcsr
     &slv_qhs_mesg_ram
     &slv_qhs_pmic_arb
     &slv_qhs_lpass
     &slv_qhs_disp_ss_cfg
     &slv_qhs_venus_cfg
     &slv_qhs_gpu_cfg
     &slv_qhs_imem_cfg &slv_snoc_cfg
     &slv_qhs_ufs_mem_cfg
     &slv_qhs_venus_throttle_cfg
     &slv_qhs_prng
     &slv_qhs_vsense_ctrl_cfg
     &slv_qhs_crypto0_cfg &slv_qhs_pimem_cfg
     &slv_qhs_qup0
     &slv_qhs_camera_ss_cfg &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,mas-rpm-id = <52>;
  };

  mas_xm_dap: mas-xm-dap {
   cell-id = <76>;
   label = "mas-xm-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_qhs_tlmm_south
     &slv_qhs_camera_rt_throttle_cfg
     &slv_qhs_cdsp_throttle_cfg
     &slv_srvc_cnoc &slv_qhs_sdc2
     &slv_qhs_sdc1
     &slv_qhs_qm_cfg &slv_qhs_tlmm_east
     &slv_qhs_bimc_cfg &slv_qhs_usb3
     &slv_qhs_qm_mpu_cfg
     &slv_qhs_camera_nrt_throttle_cfg
     &slv_qhs_tlmm_west &slv_qhs_qdss_cfg
     &slv_qhs_pdm &slv_qhs_ipa_cfg
     &slv_qhs_display_throttle_cfg &slv_qhs_tcsr
     &slv_qhs_mesg_ram
     &slv_qhs_pmic_arb
     &slv_qhs_lpass
     &slv_qhs_disp_ss_cfg
     &slv_qhs_venus_cfg
     &slv_qhs_gpu_cfg
     &slv_qhs_imem_cfg &slv_snoc_cfg
     &slv_qhs_ufs_mem_cfg
     &slv_qhs_venus_throttle_cfg
     &slv_qhs_prng
     &slv_qhs_vsense_ctrl_cfg
     &slv_qhs_crypto0_cfg &slv_qhs_pimem_cfg
     &slv_qhs_qup0
     &slv_qhs_camera_ss_cfg &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,mas-rpm-id = <49>;
  };

  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <22>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&rpmcc 172>,
    <&rpmcc 173>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_qup_core_master_0: mas-qup-core-master-0 {
   cell-id = <176>;
   label = "mas-qup-core-master-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qup_core_slave_0>;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,mas-rpm-id = <170>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <20>;
  };

  mas_qhm_tic: mas-qhm-tic {
   cell-id = <77>;
   label = "mas-qhm-tic";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_snoc_bimc &slv_snoc_cnoc
     &slv_xs_sys_tcu_cfg &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <51>;
  };

  mas_anoc_snoc: mas-anoc-snoc {
   cell-id = <181>;
   label = "mas-anoc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_snoc_bimc
     &slv_snoc_cnoc &slv_xs_sys_tcu_cfg
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <110>;
  };

  mas_qnm_camera_nrt: mas-qnm-camera-nrt {
   cell-id = <137>;
   label = "mas-qnm-camera-nrt";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,prio = <3>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <172>;
  };

  mas_qnm_camera_rt: mas-qnm-camera-rt {
   cell-id = <170>;
   label = "mas-qnm-camera-rt";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_rt>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,mas-rpm-id = <173>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_snoc_cnoc
     &slv_xs_sys_tcu_cfg &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_qxm_mdp0: mas-qxm-mdp0 {
   cell-id = <22>;
   label = "mas-qxm-mdp0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,prio = <2>;
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_rt>;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,mas-rpm-id = <8>;
  };

  mas_qxm_pimem: mas-qxm-pimem {
   cell-id = <141>;
   label = "mas-qxm-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <20>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_qxs_imem &slv_snoc_bimc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <113>;
  };

  mas_qxm_venus0: mas-qxm-venus0 {
   cell-id = <63>;
   label = "mas-qxm-venus0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,prio = <3>;
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <9>;
  };

  mas_qxm_venus_cpu: mas-qxm-venus-cpu {
   cell-id = <138>;
   label = "mas-qxm-venus-cpu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "fixed";
   qcom,prio = <4>;
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <168>;
  };

  mas_qhm_qdss_bam: mas-qhm-qdss-bam {
   cell-id = <53>;
   label = "mas-qhm-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_qhm_qup0: mas-qhm-qup0 {
   cell-id = <151>;
   label = "mas-qhm-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&rpmcc 160>,
    <&rpmcc 161>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <166>;
  };

  mas_qxm_ipa: mas-qxm-ipa {
   cell-id = <90>;
   label = "mas-qxm-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_xm_qdss_etr: mas-xm-qdss-etr {
   cell-id = <60>;
   label = "mas-xm-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <31>;
  };

  mas_xm_sdc1: mas-xm-sdc1 {
   cell-id = <78>;
   label = "mas-xm-sdc1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <17>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&rpmcc 168>,
    <&rpmcc 169>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_xm_sdc2: mas-xm-sdc2 {
   cell-id = <81>;
   label = "mas-xm-sdc2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <23>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&rpmcc 170>,
    <&rpmcc 171>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_xm_ufs_mem: mas-xm-ufs-mem {
   cell-id = <123>;
   label = "mas-xm-ufs-mem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <25>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&rpmcc 20>,
    <&rpmcc 21>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <167>;
  };

  mas_xm_usb3_0: mas-xm-usb3-0 {
   cell-id = <61>;
   label = "mas-xm-usb3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <24>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_qnm_gpu_qos: mas-qnm-gpu-qos {
   cell-id = <49>;
   label = "mas-qnm-gpu-qos";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <16>;
   qcom,qos-mode = "fixed";
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,prio = <0>;
   qcom,mas-rpm-id = <6>;
  };

  mas_qnm_gpu: mas-qnm-gpu {
   cell-id = <26>;
   label = "mas-qnm-gpu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_gpu_cdsp_bimc>;
   qcom,bus-dev = <&fab_gpu_vert>;
   qcom,mas-rpm-id = <6>;
  };



  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_qhs_bimc_cfg:slv-qhs-bimc-cfg {
   cell-id = <629>;
   label = "slv-qhs-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_qhs_camera_nrt_throttle_cfg:slv-qhs-camera-nrt-throtle-cfg {
   cell-id = <827>;
   label = "slv-qhs-camera-nrt-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <271>;
  };

  slv_qhs_camera_rt_throttle_cfg:slv-qhs-camera-rt-throttle-cfg {
   cell-id = <828>;
   label = "slv-qhs-camera-rt-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <279>;
  };

  slv_qhs_camera_ss_cfg:slv-qhs-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-qhs-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_qhs_cdsp_throttle_cfg:slv-qhs-cdsp-throttle-cfg {
   cell-id = <826>;
   label = "slv-qhs-cdsp-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <272>;
  };

  slv_qhs_clk_ctl:slv-qhs-clk-ctl {
   cell-id = <620>;
   label = "slv-qhs-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <47>;
  };

  slv_qhs_crypto0_cfg:slv-qhs-crypto0-cfg {
   cell-id = <625>;
   label = "slv-qhs-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_qhs_disp_ss_cfg:slv-qhs-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-qhs-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_qhs_display_throttle_cfg:slv-qhs-display-throttle-cfg {
   cell-id = <700>;
   label = "slv-qhs-display-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <156>;
  };

  slv_qhs_gpu_cfg:slv-qhs-gpu-cfg {
   cell-id = <829>;
   label = "slv-qhs-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <275>;
  };

  slv_qhs_imem_cfg:slv-qhs-imem-cfg {
   cell-id = <627>;
   label = "slv-qhs-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <54>;
  };

  slv_qhs_ipa_cfg:slv-qhs-ipa-cfg {
   cell-id = <676>;
   label = "slv-qhs-ipa-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <183>;
  };

  slv_qhs_lpass:slv-qhs-lpass {
   cell-id = <522>;
   label = "slv-qhs-lpass";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <21>;
  };

  slv_qhs_mesg_ram:slv-qhs-mesg-ram {
   cell-id = <628>;
   label = "slv-qhs-mesg-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_qhs_pdm:slv-qhs-pdm {
   cell-id = <615>;
   label = "slv-qhs-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_qhs_pimem_cfg:slv-qhs-pimem-cfg {
   cell-id = <681>;
   label = "slv-qhs-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <167>;
  };

  slv_qhs_pmic_arb:slv-qhs-pmic-arb {
   cell-id = <632>;
   label = "slv-qhs-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_qhs_prng:slv-qhs-prng {
   cell-id = <618>;
   label = "slv-qhs-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_qhs_qdss_cfg:slv-qhs-qdss-cfg {
   cell-id = <635>;
   label = "slv-qhs-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_qhs_qm_cfg:slv-qhs-qm-cfg {
   cell-id = <729>;
   label = "slv-qhs-qm-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <212>;
  };

  slv_qhs_qm_mpu_cfg:slv-qhs-qm-mpu-cfg {
   cell-id = <831>;
   label = "slv-qhs-qm-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <231>;
  };

  slv_qhs_qup0:slv-qhs-qup0 {
   cell-id = <787>;
   label = "slv-qhs-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <261>;
  };

  slv_qhs_sdc1:slv-qhs-sdc1 {
   cell-id = <606>;
   label = "slv-qhs-sdc1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_qhs_sdc2:slv-qhs-sdc2 {
   cell-id = <608>;
   label = "slv-qhs-sdc2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_snoc_cfg>;
   qcom,slv-rpm-id = <70>;
  };

  slv_qhs_tcsr:slv-qhs-tcsr {
   cell-id = <623>;
   label = "slv-qhs-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_qhs_tlmm_east:slv-qhs-tlmm-east {
   cell-id = <730>;
   label = "slv-qhs-tlmm-east";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <213>;
  };

  slv_qhs_tlmm_south:slv-qhs-tlmm-south {
   cell-id = <755>;
   label = "slv-qhs-tlmm-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <216>;
  };

  slv_qhs_tlmm_west:slv-qhs-tlmm-west {
   cell-id = <732>;
   label = "slv-qhs-tlmm-west";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <215>;
  };

  slv_qhs_ufs_mem_cfg:slv-qhs-ufs-mem-cfg {
   cell-id = <757>;
   label = "slv-qhs-ufs-mem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <262>;
  };

  slv_qhs_usb3:slv-qhs-usb3 {
   cell-id = <583>;
   label = "slv-qhs-usb3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_qhs_venus_cfg:slv-qhs-venus-cfg {
   cell-id = <596>;
   label = "slv-qhs-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_qhs_venus_throttle_cfg:slv-qhs-venus-throttle-cfg {
   cell-id = <696>;
   label = "slv-qhs-venus-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <178>;
  };

  slv_qhs_vsense_ctrl_cfg:slv-qhs-vsense-ctrl-cfg {
   cell-id = <758>;
   label = "slv-qhs-vsense-ctrl-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <263>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <76>;
  };

  slv_qup_core_slave_0:slv-qup-core-slave-0 {
   cell-id = <823>;
   label = "slv-qup-core-slave-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,slv-rpm-id = <264>;
  };

  slv_qhs_apss:slv-qhs-apss {
   cell-id = <673>;
   label = "slv-qhs-apss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_snoc_bimc_nrt:slv-snoc-bimc-nrt {
   cell-id = <832>;
   label = "slv-snoc-bimc-nrt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,connections = <&mas_snoc_bimc_nrt>;
   qcom,slv-rpm-id = <259>;
  };

  slv_snoc_bimc_rt:slv-snoc-bimc-rt {
   cell-id = <833>;
   label = "slv-snoc-bimc-rt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,connections = <&mas_snoc_bimc_rt>;
   qcom,slv-rpm-id = <260>;
  };

  slv_snoc_cnoc:slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };

  slv_qxs_imem:slv-qxs-imem {
   cell-id = <585>;
   label = "slv-qxs-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_qxs_pimem:slv-qxs-pimem {
   cell-id = <712>;
   label = "slv-qxs-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <166>;
  };

  slv_snoc_bimc:slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <29>;
  };

  slv_xs_qdss_stm:slv-xs-qdss-stm {
   cell-id = <588>;
   label = "slv-xs-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_xs_sys_tcu_cfg:slv-xs-sys-tcu-cfg {
   cell-id = <672>;
   label = "slv-xs-sys-tcu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_anoc_snoc:slv-anoc-snoc {
   cell-id = <834>;
   label = "slv-anoc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_anoc_snoc>;
   qcom,slv-rpm-id = <141>;
  };

  slv_gpu_cdsp_bimc:slv-gpu-cdsp-bimc {
   cell-id = <835>;
   label = "slv-gpu-cdsp-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gpu_vert>;
   qcom,connections = <&mas_gpu_cdsp_bimc>;
   qcom,slv-rpm-id = <266>;
  };
 };
};
# 2722 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-vidc.dtsi" 1



&soc {
 msm_vidc: qcom,vidc@5a00000 {
  compatible = "qcom,msm-vidc", "qcom,bengal-vidc";
  status = "ok";
  reg = <0x5a00000 0x200000>;
  interrupts = <0 225 4>;


  venus-supply = <&gcc_venus_gdsc>;
  venus-core0-supply = <&gcc_vcodec0_gdsc>;


  clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk", "throttle_clk";
  clocks = <&gcc 146>,
   <&gcc 141>,
   <&gcc 140>,
   <&gcc 144>,
   <&gcc 138>,
   <&gcc 143>;
  qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk", "throttle_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x0>;
  qcom,allowed-clock-rates = <133330000 240000000 300000000
   384000000>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,mode = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,mode = "vidc-ar50-ddr";
   qcom,bus-range-kbps = <1000 2128000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,mode = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&apps_smmu 0x860 0x00>,
    <&apps_smmu 0x880 0x00>;
   qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
   qcom,iommu-faults = "non-fatal";
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x70800000 0x6f800000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus =
    <&apps_smmu 0x861 0x04>;
   qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0x9>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x4b000000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus =
    <&apps_smmu 0x863 0x0>;
   qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xA>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus =
    <&apps_smmu 0x804 0xE0>;
   qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xB>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };
 };
};
# 2723 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pmi632.dtsi" 1


# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 4 "../arch/arm64/boot/dts/vendor/qcom/pmi632.dtsi" 2

&spmi_bus {
 qcom,pmi632@2 {
  compatible = "qcom,spmi-pmic";
  reg = <0x2 0x0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pmi632_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pmi632_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
  };

  pmi632_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5-lite";
   reg = <0x3100 0x100>, <0x3700 0x100>;
   reg-names = "adc5-usr-base", "adc5-cal-base";
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;
   qcom,pmic-revid = <&pmi632_revid>;


   ref_gnd {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };

   vph_pwr {
    reg = <0x83>;
    label = "vph_pwr";
    qcom,pre-scaling = <1 3>;
   };

   vbat_sns {
    reg = <0x84>;
    label = "vbat_sns";
    qcom,pre-scaling = <1 3>;
   };

   usb_in_i_uv {
    reg = <0x07>;
    label = "usb_in_i_uv";
    qcom,pre-scaling = <1 1>;
   };

   usb_in_v_div_16 {
    reg = <0x08>;
    label = "usb_in_v_div_16";
    qcom,pre-scaling = <1 16>;
   };

   chg_temp {
    reg = <0x09>;
    label = "chg_temp";
    qcom,pre-scaling = <1 1>;
   };

   bat_therm {
    reg = <0x4a>;
    label = "bat_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_therm_30k {
    reg = <0x2a>;
    label = "bat_therm_30k";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_therm_400k {
    reg = <0x6a>;
    label = "bat_therm_400k";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_id {
    reg = <0x4b>;
    label = "bat_id";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   i_parallel {
    reg = <0xa5>;
    label = "i_parallel";
    qcom,pre-scaling = <1 1>;
   };

   v_i_int_ext {
    reg = <0xb0>;
    label = "v_i_int_vbat_vdata";
    qcom,pre-scaling = <1 1>;
   };

   v_i_parallel {
    reg = <0xb4>;
    label = "v_i_parallel_vbat_vdata";
    qcom,pre-scaling = <1 1>;
   };

  };

  pmi632_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x2 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
  };

  pmi632_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pmi632_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x800>;
   interrupts = <0x2 0xc0 0 0>,
     <0x2 0xc1 0 0>,
     <0x2 0xc2 0 0>,
     <0x2 0xc3 0 0>,
     <0x2 0xc4 0 0>,
     <0x2 0xc5 0 0>,
     <0x2 0xc6 0 0>,
     <0x2 0xc7 0 0>;
   interrupt-names = "pmi632_gpio1", "pmi632_gpio2",
     "pmi632_gpio3", "pmi632_gpio4",
     "pmi632_gpio5", "pmi632_gpio6",
     "pmi632_gpio7", "pmi632_gpio8";
   gpio-controller;
   #gpio-cells = <2>;
  };

  pmi632_charger: qcom,qpnp-smb5 {
   compatible = "qcom,qpnp-smb5";
   #address-cells = <1>;
   #size-cells = <1>;
   #cooling-cells = <2>;
   qcom,chg-term-src = <1>;
   qcom,chg-term-current-ma = <(-200)>;

   qcom,pmic-revid = <&pmi632_revid>;
   io-channels = <&pmi632_vadc 0x08>,
          <&pmi632_vadc 0x07>,
          <&pmi632_vadc 0x09>,
          <&pmi632_vadc 0x06>;
   io-channel-names = "usb_in_voltage",
        "usb_in_current",
        "chg_temp",
        "die_temp";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts =
     <0x2 0x10 0x0 1>,
     <0x2 0x10 0x1 1>,
     <0x2 0x10 0x2 1>,
     <0x2 0x10 0x3 1>,
     <0x2 0x10 0x4 1>,
     <0x2 0x10 0x5 1>,
     <0x2 0x10 0x6 1>,
     <0x2 0x10 0x7 1>;

    interrupt-names = "chgr-error",
        "chg-state-change",
        "step-chg-state-change",
        "step-chg-soc-update-fail",
        "step-chg-soc-update-req",
        "fg-fvcal-qualified",
        "vph-alarm",
        "vph-drop-prechg";
   };

   qcom,dcdc@1100 {
    reg = <0x1100 0x100>;
    interrupts =
     <0x2 0x11 0x0 1>,
     <0x2 0x11 0x1 1>,
     <0x2 0x11 0x2 1>,
     <0x2 0x11 0x3 (2 | 1)>,
     <0x2 0x11 0x4 (2 | 1)>,
     <0x2 0x11 0x5 (2 | 1)>,
     <0x2 0x11 0x6 1>,
     <0x2 0x11 0x7 (2 | 1)>;

    interrupt-names = "otg-fail",
        "otg-oc-disable-sw",
        "otg-oc-hiccup",
        "bsm-active",
        "high-duty-cycle",
        "input-current-limiting",
        "concurrent-mode-disable",
        "switcher-power-ok";
   };

   qcom,batif@1200 {
    reg = <0x1200 0x100>;
    interrupts =
     <0x2 0x12 0x0 1>,
     <0x2 0x12 0x1 1>,
     <0x2 0x12 0x2 (2 | 1)>,
     <0x2 0x12 0x3 (2 | 1)>,
     <0x2 0x12 0x4 (2 | 1)>,
     <0x2 0x12 0x5 (2 | 1)>,
     <0x2 0x12 0x6 (2 | 1)>,
     <0x2 0x12 0x7 (2 | 1)>;

    interrupt-names = "bat-temp",
        "all-chnl-conv-done",
        "bat-ov",
        "bat-low",
        "bat-therm-or-id-missing",
        "bat-terminal-missing",
        "buck-oc",
        "vph-ov";
   };

   qcom,usb@1300 {
    reg = <0x1300 0x100>;
    interrupts =
     <0x2 0x13 0x0 (2 | 1)>,
     <0x2 0x13 0x1 (2 | 1)>,
     <0x2 0x13 0x2 1>,
     <0x2 0x13 0x3 (2 | 1)>,
     <0x2 0x13 0x4 (2 | 1)>,
     <0x2 0x13 0x5 (2 | 1)>,
     <0x2 0x13 0x6 1>,
     <0x2 0x13 0x7 1>;

    interrupt-names = "usbin-collapse",
        "usbin-vashdn",
        "usbin-uv",
        "usbin-ov",
        "usbin-plugin",
        "usbin-revi-change",
        "usbin-src-change",
        "usbin-icl-change";
   };

   qcom,typec@1500 {
    reg = <0x1500 0x100>;
    interrupts =
     <0x2 0x15 0x0 (2 | 1)>,
     <0x2 0x15 0x1 (2 | 1)>,
     <0x2 0x15 0x2 1>,
     <0x2 0x15 0x3 1>,
     <0x2 0x15 0x4 (2 | 1)>,
     <0x2 0x15 0x5 1>,
     <0x2 0x15 0x6 1>,
     <0x2 0x15 0x7 1>;

    interrupt-names = "typec-or-rid-detect-change",
        "typec-vpd-detect",
        "typec-cc-state-change",
        "typec-vconn-oc",
        "typec-vbus-change",
        "typec-attach-detach",
        "typec-legacy-cable-detect",
        "typec-try-snk-src-detect";
   };

   qcom,misc@1600 {
    reg = <0x1600 0x100>;
    interrupts =
     <0x2 0x16 0x0 1>,
     <0x2 0x16 0x1 1>,
     <0x2 0x16 0x2 1>,
     <0x2 0x16 0x3 1>,
     <0x2 0x16 0x4 (2 | 1)>,
     <0x2 0x16 0x5 1>,
     <0x2 0x16 0x6 1>,
     <0x2 0x16 0x7 1>;

    interrupt-names = "wdog-snarl",
        "wdog-bark",
        "aicl-fail",
        "aicl-done",
        "smb-en",
        "imp-trigger",
        "temp-change",
        "temp-change-smb";
   };

   qcom,schgm-flash@a600 {
    reg = <0xa600 0x100>;
    interrupts =
     <0x2 0xa6 0x2 1>,
     <0x2 0xa6 0x5 1>,
     <0x2 0xa6 0x6 1>,
     <0x2 0xa6 0x7 (2 | 1)>;

    interrupt-names = "flash-state-change",
      "ilim1-s1",
      "ilim2-s2",
      "vreg-ok";
   };
  };

  pmi632_qg: qpnp,qg {
   compatible = "qcom,qpnp-qg";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,vbatt-cutoff-mv = <3400>;
   qcom,fvss-enable;
   qcom,fvss-vbatt-mv = <3500>;

   qcom,pmic-revid = <&pmi632_revid>;
   qcom,s3-entry-ibat-ua = <30000>;
   qcom,s3-exit-ibat-ua = <50000>;
   io-channels = <&pmi632_vadc 0x4a>,
          <&pmi632_vadc 0x4b>;
   io-channel-names = "batt-therm",
        "batt-id";

   qcom,qgauge@4800 {
    status = "okay";
    reg = <0x4800 0x100>;
    interrupts =
     <0x2 0x48 0x0 (2 | 1)>,
     <0x2 0x48 0x1 (2 | 1)>,
     <0x2 0x48 0x2 1>,
     <0x2 0x48 0x3 1>,
     <0x2 0x48 0x4 1>;
    interrupt-names = "qg-batt-missing",
        "qg-vbat-low",
        "qg-vbat-empty",
        "qg-fifo-done",
        "qg-good-ocv";
   };

   qcom,qg-sdam@b100 {
    status = "okay";
    reg = <0xb100 0x100>;
   };
  };

  pmi632_pbs_client3: qcom,pbs@7400 {
   compatible = "qcom,qpnp-pbs";
   reg = <0x7400 0x100>;
  };

  pmi632_sdam7: qcom,sdam@b600 {
   compatible = "qcom,spmi-sdam";
   reg = <0xb600 0x100>;
  };

  bcl_sensor: bcl@3d00 {
   compatible = "qcom,bcl-v5";
   reg = <0x3d00 0x100>;
   interrupts = <0x2 0x3d 0x0 0>,
     <0x2 0x3d 0x1 0>,
     <0x2 0x3d 0x2 0>;
   interrupt-names = "bcl-lvl0",
      "bcl-lvl1",
      "bcl-lvl2";
   qcom,ibat-use-qg-adc-5a;
   #thermal-sensor-cells = <1>;
  };

  bcl_soc: bcl-soc {
   compatible = "qcom,msm-bcl-soc";
   #thermal-sensor-cells = <0>;
  };
 };

 pmi632_3: qcom,pmi632@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0x0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pmi632_vib: qcom,vibrator@5700 {
   compatible = "qcom,qpnp-vibrator-ldo";
   reg = <0x5700 0x100>;
   qcom,vib-ldo-volt-uv = <3000000>;
   qcom,disable-overdrive;
  };

  pmi632_pwm: qcom,pwms@b300 {
   compatible = "qcom,pwm-lpg";
   reg = <0xb300 0x500>;
   reg-names = "lpg-base";
   #pwm-cells = <2>;
   qcom,num-lpg-channels = <5>;
   nvmem-names = "ppg_sdam";
   nvmem = <&pmi632_sdam7>;
   qcom,pbs-client = <&pmi632_pbs_client3>;
   qcom,lut-sdam-base = <0x80>;
   qcom,lut-patterns = <0 0 0 14 28 42 56 70 84 100
      100 84 70 56 42 28 14 0 0 0>;
   lpg@1 {
    qcom,lpg-chan-id = <1>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x48>;
   };

   lpg@2 {
    qcom,lpg-chan-id = <2>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x56>;
   };

   lpg@3 {
    qcom,lpg-chan-id = <3>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x64>;
   };
  };

  pmi632_rgb: qcom,leds@d000 {
   compatible = "qcom,tri-led";
   reg = <0xd000 0x100>;
   red {
    label = "red";
    pwms = <&pmi632_pwm 0 1000000>;
    led-sources = <0>;
    linux,default-trigger = "timer";
   };

   green {
    label = "green";
    pwms = <&pmi632_pwm 1 1000000>;
    led-sources = <1>;
    linux,default-trigger = "timer";
   };

   blue {
    label = "blue";
    pwms = <&pmi632_pwm 2 1000000>;
    led-sources = <2>;
    linux,default-trigger = "timer";
   };
  };

  pmi632_lcdb: qpnp-lcdb@ec00 {
   compatible = "qcom,qpnp-lcdb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0xec00 0x100>;
   interrupts = <0x3 0xec 0x1 1>;
   interrupt-names = "sc-irq";

   qcom,pmic-revid = <&pmi632_revid>;
   qcom,voltage-step-ramp;

   lcdb_ldo_vreg: ldo {
    label = "ldo";
    regulator-name = "lcdb_ldo";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_ncp_vreg: ncp {
    label = "ncp";
    regulator-name = "lcdb_ncp";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_bst_vreg: bst {
    label = "bst";
    regulator-name = "lcdb_bst";
    regulator-min-microvolt = <4700000>;
    regulator-max-microvolt = <6275000>;
   };
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led-v2";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   interrupts = <0x3 0xd3 0x0 1>,
         <0x3 0xd3 0x3 1>,
         <0x3 0xd3 0x4 1>;
   interrupt-names = "led-fault-irq",
       "all-ramp-down-done-irq",
       "all-ramp-up-done-irq";
   qcom,short-circuit-det;
   qcom,open-circuit-det;
   qcom,vph-droop-det;
   qcom,thermal-derate-en;
   qcom,thermal-derate-current = <200 500 1000>;
   qcom,isc-delay = <192>;
   qcom,pmic-revid = <&pmi632_revid>;

   pmi632_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <1200>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <1200>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <100>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <100>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_switch0: qcom,led_switch_0 {
    label = "switch";
    qcom,led-name = "led:switch_0";
    qcom,led-mask = <3>;
    qcom,default-led-trigger = "switch0_trigger";
   };

   pmi632_switch1: qcom,led_switch_1 {
    label = "switch";
    qcom,led-name = "led:switch_1";
    qcom,led-mask = <2>;
    qcom,default-led-trigger = "switch1_trigger";
   };

  };

 };
};

&thermal_zones {
 pmi632-tz {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pmi632_tz>;
  wake-capable-sensor;

  trips {
   pmi632_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pmi632_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };

   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pmi632-ibat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 0>;
  wake-capable-sensor;

  trips {
   pmi632_ibat_lvl0: ibat-lvl0 {
    temperature = <4000>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pmi632-ibat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 1>;
  wake-capable-sensor;

  trips {
   pmi632_ibat_lvl1: ibat-lvl1 {
    temperature = <4200>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 2>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl0: vbat-lvl0 {
    temperature = <3000>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 3>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl1: vbat-lvl1 {
    temperature = <2800>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 4>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl2: vbat-lvl1 {
    temperature = <2600>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl0 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 5>;
  wake-capable-sensor;

  trips {
   bcl_lvl0: bcl-lvl0 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl1 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 6>;
  wake-capable-sensor;

  trips {
   bcl_lvl1: bcl-lvl1 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl2 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 7>;
  wake-capable-sensor;

  trips {
   bcl_lvl2: bcl-lvl2 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 socd {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_soc>;
  wake-capable-sensor;

  disable-thermal-zone;

  trips {
   pmi632_socd_trip: socd-trip {
    temperature = <90>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 2724 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pm6125.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 2 "../arch/arm64/boot/dts/vendor/qcom/pm6125.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/qcom,qpnp-power-on.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/pm6125.dtsi" 2




&spmi_bus {
 qcom,pm6125@0 {
  compatible = "qcom,spmi-pmic";
  reg = <0x0 0x0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm6125_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 (2 | 1)>,
         <0x0 0x8 0x1 (2 | 1)>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,kpdpwr-sw-debounce;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <4480>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <0x07>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
                        qcom,pon_3 {
    qcom,pon-type = <3>;
                                qcom,support-reset = <1>;
                                qcom,s1-timer = <4480>;
    qcom,s2-timer = <1000>;
                                qcom,s2-type = <1>;
    qcom,pull-up = <1>;
   };
  };

  pm6125_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;


   ref_gnd {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };

   vph_pwr {
    reg = <0x83>;
    label = "vph_pwr";
    qcom,pre-scaling = <1 3>;
   };

   vcoin {
    reg = <0x85>;
    label = "vcoin";
    qcom,pre-scaling = <1 3>;
   };

   xo_therm {
    reg = <0x4c>;
    label = "xo_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };
  };

  pm6125_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x0 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
  };

  pm6125_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pm6125_clkdiv: clock-controller@5b00 {
   compatible = "qcom,spmi-clkdiv";
   reg = <0x5b00 0x100>;
   #clock-cells = <1>;
   qcom,num-clkdivs = <1>;
   clock-output-names = "pm6125_div_clk1";
   clocks = <&rpmcc 0>;
   clock-names = "xo";
   assigned-clocks = <&pm6125_clkdiv 1>;
   assigned-clock-rates = <9600000>;
  };

  pm6125_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x900>;
   interrupts = <0x0 0xc0 0 0>,
     <0x0 0xc1 0 0>,
     <0x0 0xc2 0 0>,
     <0x0 0xc3 0 0>,
     <0x0 0xc4 0 0>,
     <0x0 0xc5 0 0>,
     <0x0 0xc6 0 0>,
     <0x0 0xc7 0 0>,
     <0x0 0xc8 0 0>;
   interrupt-names = "pm6125_gpio1", "pm6125_gpio2",
     "pm6125_gpio3", "pm6125_gpio4",
     "pm6125_gpio5", "pm6125_gpio6",
     "pm6125_gpio7", "pm6125_gpio8",
     "pm6125_gpio9";
   gpio-controller;
   #gpio-cells = <2>;
  };

  pm6125_rtc: qcom,pm6125_rtc {
   compatible = "qcom,pm8941-rtc";
   interrupts = <0x0 0x61 0x1 0>;
  };
 };

 qcom,pm6125@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0x0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm6125_pwm: qcom,pwms@b300 {
   status = "disabled";
   compatible = "qcom,pwm-lpg";
   reg = <0xb300 0x100>;
   reg-names = "lpg-base";
   qcom,num-lpg-channels = <1>;
   #pwm-cells = <2>;
  };
 };
};

&thermal_zones {
 pm6125-tz {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm6125_tz>;
  wake-capable-sensor;

  trips {
   pm6125_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pm6125_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };

   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 2725 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2

&gcc_camss_top_gdsc {
 status = "ok";
};

&gcc_ufs_phy_gdsc {
 status = "ok";
};

&gcc_usb30_prim_gdsc {
 status = "ok";
};

&gcc_vcodec0_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&gcc_venus_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu1_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu0_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc {
 status = "ok";
};

&mdss_core_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&gpu_cx_gdsc {
 parent-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

&gpu_gx_gdsc {
 parent-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-arm-smmu-bengal.dtsi" 1



&soc {
 kgsl_smmu: kgsl-smmu@0x59a0000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0x59a0000 0x10000>,
   <0x59c2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,dynamic;
  qcom,skip-init;
  qcom,testbus-version = <1>;
  qcom,no-dynamic-asid;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;

  clocks = <&gcc 76>,
    <&gcc 77>,
    <&gpucc 4>,
    <&gpucc 16>;
  clock-names = "gcc_gpu_memnoc_gfx",
         "gcc_gpu_snoc_dvm_gfx",
         "gpu_cc_ahb",
         "gpu_cc_hlos1_vote_gpu_smmu_clk";
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 163 4>,
    <0 167 4>,
    <0 168 4>,
    <0 169 4>,
    <0 170 4>,
    <0 171 4>,
    <0 172 4>,
    <0 173 4>,
    <0 174 4>;
  qcom,actlr =

   <0x0 0x3ff 0x30B>;

  gfx_0_tbu: gfx_0_tbu@0x59c5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x59c5000 0x1000>,
    <0x59c2200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
  };
 };

 apps_smmu: apps-smmu@0xc600000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0xc600000 0x80000>,
   <0xc782000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 81 4>,
    <0 88 4>,
    <0 89 4>,
    <0 90 4>,
    <0 91 4>,
    <0 92 4>,
    <0 93 4>,
    <0 94 4>,
    <0 95 4>,
    <0 96 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 119 4>,
    <0 120 4>,
    <0 121 4>,
    <0 122 4>,
    <0 123 4>,
    <0 124 4>,
    <0 125 4>,
    <0 126 4>,
    <0 127 4>,
    <0 128 4>,
    <0 129 4>,
    <0 130 4>,
    <0 131 4>,
    <0 132 4>,
    <0 133 4>,
    <0 134 4>,
    <0 135 4>,
    <0 136 4>,
    <0 137 4>,
    <0 138 4>,
    <0 139 4>,
    <0 140 4>,
    <0 141 4>,
    <0 142 4>,
    <0 143 4>,
    <0 144 4>,
    <0 145 4>,
    <0 146 4>,
    <0 147 4>,
    <0 148 4>,
    <0 149 4>,
    <0 150 4>,
    <0 151 4>;
  qcom,msm-bus,name = "apps_smmu";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 672 0 0>,
   <1 672 0 1000>;

  qcom,actlr =

   <0x400 0x3ff 0x103>,

   <0x800 0x3ff 0x103>;

  anoc_1_tbu: anoc_1_tbu@0xc785000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc785000 0x1000>,
    <0xc782200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1 672 0 0>,
    <1 627 0 0>,
    <1 672 0 1000>,
    <1 627 0 1000>;

  };

  mm_rt_tbu: mm_rt_tbu@0xc789000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc789000 0x1000>,
    <0xc782208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1 672 0 0>,
    <22 833 0 0>,
    <1 672 0 1000>,
    <22 833 0 1000>;
  };

  mm_nrt_tbu: mm_nrt_tbu@0xc78d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc78d000 0x1000>,
    <0xc782210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1 672 0 0>,
    <137 832 0 0>,
    <1 672 0 1000>,
    <137 832 0 1000>;

  };

  cdsp_tbu: cdsp_tbu@0xc791000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc791000 0x1000>,
    <0xc782218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_turing_mmu_tbu0_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1 672 0 0>,
    <1 512 0 0>,
    <1 672 0 1000>,
    <1 512 0 1000>;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  qcom,iommu-dma = "disabled";
  iommus = <&kgsl_smmu 0x7 0x0>;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  qcom,iommu-dma = "disabled";
  iommus = <&apps_smmu 0x1e0 0>;
 };

 apps_iommu_coherent_test_device {
  compatible = "iommu-debug-test";
  qcom,iommu-dma = "disabled";
  iommus = <&apps_smmu 0x1e1 0>;
  dma-coherent;
 };
};
# 2779 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pm6125-rpm-regulator.dtsi" 1
&rpm_bus {

 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2780 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-regulator.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/bengal-regulator.dtsi" 2

&rpm_bus {

 rpm-regulator-smpa3 {
  status = "okay";
  VDD_CX_LEVEL:
  VDD_GFX_LEVEL:
  VDD_MSS_LEVEL:
  S3A_LEVEL: pm6125_s3_level: regulator-s3-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  VDD_CX_FLOOR_LEVEL:
  VDD_MSS_FLOOR_LEVEL:
  S3A_FLOOR_LEVEL:
  pm6125_s3_floor_level: regulator-s3-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  VDD_CX_LEVEL_AO:
  VDD_MSS_LEVEL_AO:
  S3A_LEVEL_AO: pm6125_s3_level_ao: regulator-s3-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  cx_cdev: cx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_CX_FLOOR_LEVEL>;
   regulator-levels = <256
     0>;
   #cooling-cells = <2>;
  };
 };


 rpm-regulator-smpa5 {
  status = "okay";
  VDD_MX_LEVEL:
  S5A_LEVEL: pm6125_s5_level: regulator-s5-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  VDD_MX_FLOOR_LEVEL:
  S5A_FLOOR_LEVEL:
  pm6125_s5_floor_level: regulator-s5-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  VDD_MX_LEVEL_AO:
  S5A_LEVEL_AO: pm6125_s5_level_ao: regulator-s5-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  mx_cdev: mx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_MX_LEVEL>;
   regulator-levels = <256
     0>;
   #cooling-cells = <2>;
  };
 };

 rpm-regulator-smpa6 {
  status = "okay";
  S6A: pm6125_s6: regulator-s6 {
   regulator-min-microvolt = <304000>;
   regulator-max-microvolt = <1456000>;
   qcom,init-voltage = <304000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa7 {
  status = "okay";
  S7A: pm6125_s7: regulator-s7 {
   regulator-min-microvolt = <1280000>;
   regulator-max-microvolt = <2080000>;
   qcom,init-voltage = <1280000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa8 {
  status = "okay";
  S8A: pm6125_s8: regulator-s8 {
   regulator-min-microvolt = <1064000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1064000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  L1A: pm6125_l1: regulator-l1 {
   regulator-min-microvolt = <952000>;
   regulator-max-microvolt = <1152000>;
   qcom,init-voltage = <952000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa2 {
  status = "okay";
  qcom,resource-name = "rwlm";
   qcom,resource-id = <0>;
  L2A_LEVEL: pm6125_l2_level: regulator-l2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  qcom,resource-name = "rwlc";
  qcom,resource-id = <0>;
  L3A_LEVEL: pm6125_l3_level: regulator-l3-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };

 };

 rpm-regulator-ldoa4 {
  status = "okay";
  L4A: pm6125_l4: regulator-l4 {
   regulator-min-microvolt = <488000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <488000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  L5A: pm6125_l5: regulator-l5 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <3056000>;
   qcom,init-voltage = <1648000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  L6A: pm6125_l6: regulator-l6 {
   regulator-min-microvolt = <576000>;
   regulator-max-microvolt = <656000>;
   qcom,init-voltage = <576000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  L7A: pm6125_l7: regulator-l7 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa8 {
  status = "okay";
  L8A: pm6125_l8: regulator-l8 {
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <728000>;
   qcom,init-voltage = <400000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  L9A: pm6125_l9: regulator-l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  L10A: pm6125_l10: regulator-l10 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1704000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  L11A: pm6125_l11: regulator-l11 {
   regulator-min-microvolt = <1768000>;
   regulator-max-microvolt = <1952000>;
   qcom,init-voltage = <1768000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  L12A: pm6125_l12: regulator-l12 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <1984000>;
   qcom,init-voltage = <1624000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  L13A: pm6125_l13: regulator-l13 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <1952000>;
   qcom,init-voltage = <1504000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  L14A: pm6125_l14: regulator-l14 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1704000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  L15A: pm6125_l15: regulator-l15 {
   regulator-min-microvolt = <2920000>;
   regulator-max-microvolt = <3232000>;
   qcom,init-voltage = <2920000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  L16A: pm6125_l16: regulator-l16 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1704000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  L17A: pm6125_l17: regulator-l17 {
   regulator-min-microvolt = <1152000>;
   regulator-max-microvolt = <1384000>;
   qcom,init-voltage = <1152000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  L18A: pm6125_l18: regulator-l18 {
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1312000>;
   qcom,init-voltage = <1104000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  L19A: pm6125_l19: regulator-l19 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <1624000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  L20A: pm6125_l20: regulator-l20 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <1624000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  L21A: pm6125_l21: regulator-l21 {
   regulator-min-microvolt = <2400000>;
   regulator-max-microvolt = <3600000>;
   qcom,init-voltage = <2400000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  L22A: pm6125_l22: regulator-l22 {
   regulator-min-microvolt = <2952000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <2952000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  L23A: pm6125_l23: regulator-l23 {
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3400000>;
   qcom,init-voltage = <3200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  L24A: pm6125_l24: regulator-l24 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <3600000>;
   qcom,init-voltage = <2704000>;
   status = "okay";
  };
 };
};
# 2781 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-pm.dtsi" 1
&soc {
 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "system-wfi";
    qcom,psci-mode = <0x0>;
    qcom,entry-latency-us = <640>;
    qcom,exit-latency-us = <1654>;
    qcom,min-residency-us = <2294>;
   };

   qcom,pm-cluster-level@1 {
    reg = <1>;
    label = "system-pc";
    qcom,psci-mode = <0x3>;
    qcom,entry-latency-us = <10831>;
    qcom,exit-latency-us = <4506>;
    qcom,min-residency-us = <15338>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
    qcom,is-reset;
   };

   qcom,pm-cluster@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0 {
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,entry-latency-us = <38>;
     qcom,exit-latency-us = <51>;
     qcom,min-residency-us = <89>;
    };

    qcom,pm-cluster-level@1 {
     reg = <1>;
     label = "pwr-l2-gdhs";
     qcom,psci-mode = <0x2>;
     qcom,entry-latency-us = <360>;
     qcom,exit-latency-us = <421>;
     qcom,min-residency-us = <782>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2 {
     reg = <2>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,entry-latency-us = <800>;
     qcom,exit-latency-us = <2118>;
     qcom,min-residency-us = <7376>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,disable-ipi-prediction;
     qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,entry-latency-us = <49>;
      qcom,exit-latency-us = <42>;
      qcom,min-residency-us = <91>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,entry-latency-us = <290>;
      qcom,exit-latency-us = <376>;
      qcom,min-residency-us = <1182>;
      qcom,is-reset;
      qcom,use-broadcast-timer;
     };
    };
   };

   qcom,pm-cluster@1 {
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0 {
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,entry-latency-us = <38>;
     qcom,exit-latency-us = <51>;
     qcom,min-residency-us = <89>;
    };

    qcom,pm-cluster-level@1 {
     reg = <1>;
     label = "perf-l2-gdhs";
     qcom,psci-mode = <2>;
     qcom,entry-latency-us = <314>;
     qcom,exit-latency-us = <345>;
     qcom,min-residency-us = <660>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2 {
     reg = <2>;
     label = "perf-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,entry-latency-us = <640>;
     qcom,exit-latency-us = <1654>;
     qcom,min-residency-us = <8094>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,disable-ipi-prediction;
     qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,entry-latency-us = <29>;
      qcom,exit-latency-us = <39>;
      qcom,min-residency-us = <68>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,entry-latency-us = <297>;
      qcom,exit-latency-us = <324>;
      qcom,min-residency-us = <1110>;
      qcom,is-reset;
      qcom,use-broadcast-timer;
     };
    };
   };
  };
 };

 qcom,rpm-stats@4600000 {
  compatible = "qcom,rpm-stats";
  reg = <0x04600000 0x1000>,
        <0x04690014 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@45f0150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x45f0150 0x5000>;
  qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
};
# 2782 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-pinctrl.dtsi" 1
&soc {
 tlmm: pinctrl@400000 {
  compatible = "qcom,bengal-pinctrl";
  reg = <0x400000 0xc00000>;
  interrupts = <0 227 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  wakeup-parent = <&wakegpio>;
  irqdomain-map = <0 0 &wakegpio 84 0>,
    <3 0 &wakegpio 75 0>,
    <4 0 &wakegpio 16 0>,
    <6 0 &wakegpio 59 0>,
    <8 0 &wakegpio 63 0>,
    <11 0 &wakegpio 17 0>,
    <13 0 &wakegpio 18 0>,
    <14 0 &wakegpio 51 0>,
    <17 0 &wakegpio 20 0>,
    <18 0 &wakegpio 52 0>,
    <19 0 &wakegpio 53 0>,
    <24 0 &wakegpio 6 0>,
    <25 0 &wakegpio 71 0>,
    <27 0 &wakegpio 73 0>,
    <28 0 &wakegpio 41 0>,
    <31 0 &wakegpio 27 0>,
    <32 0 &wakegpio 54 0>,
    <33 0 &wakegpio 55 0>,
    <34 0 &wakegpio 56 0>,
    <35 0 &wakegpio 57 0>,
    <36 0 &wakegpio 58 0>,
    <39 0 &wakegpio 28 0>,
    <46 0 &wakegpio 29 0>,
    <62 0 &wakegpio 60 0>,
    <63 0 &wakegpio 61 0>,
    <64 0 &wakegpio 62 0>,
    <65 0 &wakegpio 30 0>,
    <66 0 &wakegpio 31 0>,
    <67 0 &wakegpio 32 0>,
    <69 0 &wakegpio 33 0>,
    <70 0 &wakegpio 34 0>,
    <72 0 &wakegpio 72 0>,
    <75 0 &wakegpio 35 0>,
    <79 0 &wakegpio 36 0>,
    <80 0 &wakegpio 21 0>,
    <81 0 &wakegpio 38 0>,
    <83 0 &wakegpio 9 0>,
    <84 0 &wakegpio 39 0>,
    <85 0 &wakegpio 40 0>,
    <86 0 &wakegpio 19 0>,
    <87 0 &wakegpio 42 0>,
    <88 0 &wakegpio 43 0>,
    <89 0 &wakegpio 45 0>,
    <91 0 &wakegpio 74 0>,
    <93 0 &wakegpio 46 0>,
    <94 0 &wakegpio 47 0>,
    <95 0 &wakegpio 48 0>,
    <96 0 &wakegpio 49 0>,
    <97 0 &wakegpio 50 0>;
  irqdomain-map-pass-thru = <0 0xff>;
  irqdomain-map-mask = <0xff 0>;

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 91 "../arch/arm64/boot/dts/vendor/qcom/bengal-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio88";
    function = "gpio";
   };

   config {
    pins = "gpio88";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio88";
    function = "gpio";
   };

   config {
    pins = "gpio88";
    drive-strength = <2>;
    bias-disable;
   };
  };

  tb_trig1_on: tb_trig1_on {
   mux {
    pins = "gpio19";
    function = "SDC1_TB";
   };

   config {
    pins = "gpio19";
    bias-pull-up;
    drive-strength = <8>;
    input-enable;
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio106";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio106";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  fm_pin {
   fm_pin_sleep: fm_pin_sleep {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   fm_pin_active: fm_pin_active {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };


  spk_reset_pin {
   spk_reset_pin_sleep: spk_reset_pin_sleep {
    mux {
     pins = "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio98";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spk_reset_pin_active: spk_reset_pin_active {
    mux {
     pins = "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio98";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd937x_reset_active: wcd937x_reset_active {
   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    drive-strength = <16>;
    output-high;
   };
  };

  wcd937x_reset_sleep: wcd937x_reset_sleep {
   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  qupv3_se4_2uart_pins: qupv3_se4_2uart_pins {
   qupv3_se4_2uart_active: qupv3_se4_2uart_active {
    mux {
     pins = "gpio12", "gpio13";
     function = "qup4";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se4_2uart_sleep: qupv3_se4_2uart_sleep {
    mux {
     pins = "gpio12", "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se3_4uart_pins: qupv3_se3_4uart_pins {
   qupv3_se3_default_ctsrtsrx:
    qupv3_se3_default_ctsrtsrx {
    mux {
     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se3_default_tx:
    qupv3_se3_default_tx {
    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se3_ctsrx: qupv3_se3_ctsrx {
    mux {
     pins = "gpio8", "gpio11";
     function = "qup3";
    };

    config {
     pins = "gpio8", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se3_rts: qupv3_se3_rts {
    mux {
     pins = "gpio9";
     function = "qup3";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se3_tx: qupv3_se3_tx {
    mux {
     pins = "gpio10";
     function = "qup3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio70";
     function = "gpio";
    };

    config {
     pins = "gpio70";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio70";
     function = "gpio";
    };

    config {
     pins = "gpio70";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio69", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio69", "gpio31";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio69", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio69", "gpio31";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_clk_req_active: nfc_clk_req_active {

    mux {

     pins = "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_clk_req_suspend: nfc_clk_req_suspend {

    mux {

     pins = "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "qup2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se1_spi_pins: qupv3_se1_spi_pins {
   qupv3_se1_spi_active: qupv3_se1_spi_active {
    mux {
     pins = "gpio4", "gpio5",
       "gpio69", "gpio70";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio69", "gpio70";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {
    mux {
     pins = "gpio4", "gpio5",
       "gpio69", "gpio70";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio69", "gpio70";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio6", "gpio7",
       "gpio71";
     function = "qup2";
    };

    config {
     pins = "gpio6", "gpio7",
       "gpio71";
     drive-strength = <6>;
     bias-pull-down;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio6", "gpio7",
       "gpio71";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7",
       "gpio71";
     drive-strength = <6>;
     bias-pull-down;
    };
   };
   qupv3_se2_spi_cs0_active: qupv3_se2_spi_cs0_active {
    mux {
     pins = "gpio80";
     function = "qup2";
    };

    config {
     pins = "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   qupv3_se2_spi_cs0_sleep: qupv3_se2_spi_cs0_sleep {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  qupv3_se5_spi_pins: qupv3_se5_spi_pins {
   qupv3_se5_spi_active: qupv3_se5_spi_active {
    mux {
     pins = "gpio14", "gpio15",
       "gpio16", "gpio17";
     function = "qup5";
    };

    config {
     pins = "gpio14", "gpio15",
       "gpio16", "gpio17";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {
    mux {
     pins = "gpio14", "gpio15",
       "gpio16", "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio14", "gpio15",
       "gpio16", "gpio17";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio23", "gpio22";
    function = "cci_i2c";
   };

   config {
    pins = "gpio23", "gpio22";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio23", "gpio22";
    function = "cci_i2c";
   };

   config {
    pins = "gpio23", "gpio22";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio30", "gpio29";
    function = "cci_i2c";
   };

   config {
    pins = "gpio30", "gpio29";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio30", "gpio29";
    function = "cci_i2c";
   };

   config {
    pins = "gpio30", "gpio29";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio20";
    function = "cam_mclk";
   };

   config {
    pins = "gpio20";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio20";
    function = "cam_mclk";
   };

   config {
    pins = "gpio20";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio21";
    function = "cam_mclk";
   };

   config {
    pins = "gpio21";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio21";
    function = "cam_mclk";
   };

   config {
    pins = "gpio21";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <4>;
   };
  };



  cam_sensor_wide_reset_active: cam_sensor_wide_reset_active {

   mux {
    pins = "gpio107";
    function = "gpio";
   };

   config {
    pins = "gpio107";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_wide_reset_suspend: cam_sensor_wide_reset_suspend {

   mux {
    pins = "gpio107";
    function = "gpio";
   };

   config {
    pins = "gpio107";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_depth_reset_active: cam_sensor_depth_reset_active {

   mux {
    pins = "gpio18";
    function = "gpio";
   };

   config {
    pins = "gpio18";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_depth_reset_suspend: cam_sensor_depth_reset_suspend {

   mux {
    pins = "gpio18";
    function = "gpio";
   };

   config {
    pins = "gpio18";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {
    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {
    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_rear0_reset_active: cam_sensor_rear0_reset_active {

   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear0_reset_suspend: cam_sensor_rear0_reset_suspend {

   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear1_reset_active: cam_sensor_rear1_reset_active {

   mux {
    pins = "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio19";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear1_reset_suspend: cam_sensor_rear1_reset_suspend {

   mux {
    pins = "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio19";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear2_reset_active: cam_sensor_rear2_reset_active {

   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_reset_suspend: cam_sensor_rear2_reset_suspend {

   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_front0_reset_active: cam_sensor_front0_reset_active {

   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front0_reset_suspend: cam_sensor_front0_reset_suspend {

   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };
  cam_sensor_rear0_vdig_active: cam_sensor_rear0_vdig_active {

   mux {
    pins = "gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear0_vdig_suspend: cam_sensor_rear0_vdig_suspend {

   mux {
    pins = "gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };
  cam_sensor_rear0_vana_active: cam_sensor_rear0_vana_active {

   mux {
    pins = "gpio82";
    function = "gpio";
   };

   config {
    pins = "gpio82";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear0_vana_suspend: cam_sensor_rear0_vana_suspend {

   mux {
    pins = "gpio82";
    function = "gpio";
   };

   config {
    pins = "gpio82";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear0_vaf_active: cam_sensor_rear0_vaf_active {

   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear0_vaf_suspend: cam_sensor_rear0_vaf_suspend {

   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_csi_mux_oe_active: cam_sensor_csi_mux_oe_active {

   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_csi_mux_oe_suspend: cam_sensor_csi_mux_oe_suspend {

   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_csi_mux_sel_active: cam_sensor_csi_mux_sel_active {

   mux {
    pins = "gpio67";
    function = "gpio";
   };

   config {
    pins = "gpio67";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_csi_mux_sel_suspend: cam_sensor_csi_mux_sel_suspend {

   mux {
    pins = "gpio67";
    function = "gpio";
   };

   config {
    pins = "gpio67";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {
     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi_suspend: sde_dsi_suspend {
    mux {
     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio81";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio81";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio81";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio81";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio71";
     function = "gpio";
    };

    config {
     pins = "gpio71";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio71";
     function = "gpio";
    };

    config {
     pins = "gpio71";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio80", "gpio71";
     function = "gpio";
    };

    config {
     pins = "gpio80", "gpio71";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pm8008_active: pm8008_active {
   mux {
    pins = "gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio26";
    bias-pull-up;
    output-high;
    drive-strength = <2>;
   };
  };

  pm8008_interrupt: pm8008_interrupt {
   mux {
    pins = "gpior25";
    function = "gpio";
   };

   config {
    pins = "gpio25";
    bias-disable;
    input-enable;
   };
  };

  lcm_power_enable_active: lcm_power_enable_active {
   mux {
    pins = "gpio99";
    function = "gpio";
   };

   config {
    pins = "gpio99";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  wl2836_dvdd_en_active: wl2836_dvdd_en_active {

   mux {
    pins = "gpio31";
    function = "gpio";
   };

   config {
    pins = "gpio31";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  wl2836_dvdd_en_suspend: wl2836_dvdd_en_suspend {

   mux {
    pins = "gpio31";
    function = "gpio";
   };

   config {
    pins = "gpio31";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  wl2820_avdd_en_active: wl2820_avdd_en_active {

   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    bias-disable;
    drive-strength = <2>;
   };
  };

  wl2820_avdd_en_suspend: wl2820_avdd_en_suspend {

   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_macro_mclk_active: cam_sensor_macro_mclk_active {
   mux {
    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_macro_mclk_suspend: cam_sensor_macro_mclk_suspend {
   mux {
    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_macro3_mclk_active: cam_sensor_macro3_mclk_active {
   mux {
    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_macro3_mclk_suspend: cam_sensor_macro3_mclk_suspend {
   mux {
    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_macro_reset_active: cam_sensor_macro_reset_active {
   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_macro_reset_suspend: cam_sensor_macro_reset_suspend {
   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_macro_avdd_active: cam_sensor_macro_avdd_active {
   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_macro_avdd_suspend: cam_sensor_macro_avdd_suspend {
   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };
 };
};
# 2783 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-qupv3.dtsi" 1


&soc {

 qupv3_0: qcom,qupv3_0_geni_se@4ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x4ac0000 0x2000>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <176 823>,
   <151 512>;
  qcom,vote-for-bw;
  iommus = <&apps_smmu 0xe3 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "fastmap";
 };


 gpi_dma0: qcom,gpi-dma@4a00000 {
  compatible = "qcom,gpi-dma";
  #dma-cells = <5>;
  reg = <0x4a00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 335 4>,
   <0 336 4>,
   <0 337 4>,
   <0 338 4>,
   <0 339 4>,
   <0 340 4>,
   <0 341 4>,
   <0 342 4>,
   <0 343 4>,
   <0 344 4>;
  qcom,max-num-gpii = <10>;
  qcom,gpii-mask = <0xf>;
  qcom,ev-factor = <2>;
  iommus = <&apps_smmu 0xf6 0x0>;
  qcom,gpi-ee-offset = <0x10000>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  status = "ok";
 };


 qupv3_se4_2uart: qcom,qup_uart@4a90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x4a90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 100>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_2uart_active>;
  pinctrl-1 = <&qupv3_se4_2uart_sleep>;
  interrupts = <0 331 4>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se3_4uart: qcom,qup_uart@4a8c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4a8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 98>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "active", "sleep";
  pinctrl-0 = <&qupv3_se3_default_ctsrtsrx>,
      <&qupv3_se3_default_tx>;
  pinctrl-1 = <&qupv3_se3_ctsrx>, <&qupv3_se3_rts>,
      <&qupv3_se3_tx>;
  pinctrl-2 = <&qupv3_se3_ctsrx>, <&qupv3_se3_rts>,
      <&qupv3_se3_tx>;
  interrupts-extended = <&intc 0 330 4>,
    <&tlmm 11 4>;
  qcom,wrapper-core = <&qupv3_0>;
  qcom,wakeup-byte = <0xFD>;
  status = "disabled";
 };


 qupv3_se0_i2c: i2c@4a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4a80000 0x4000>;
  interrupts = <0 327 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 92>,
   <&gcc 104>,
   <&gcc 105>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se1_i2c: i2c@4a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4a84000 0x4000>;
  interrupts = <0 328 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 94>,
   <&gcc 104>,
   <&gcc 105>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se2_i2c: i2c@4a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4a88000 0x4000>;
  interrupts = <0 329 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 96>,
   <&gcc 104>,
   <&gcc 105>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@4a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x4a80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 92>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 327 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "enable";
 };


 qupv3_se1_spi: spi@4a84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x4a84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 94>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_spi_active>;
  pinctrl-1 = <&qupv3_se1_spi_sleep>;
  interrupts = <0 328 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 1 1 64 0>,
   <&gpi_dma0 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@4a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x4a88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 96>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active &qupv3_se2_spi_cs0_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep &qupv3_se2_spi_cs0_sleep>;
  interrupts = <0 329 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };




 qupv3_se5_spi: spi@4a94000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x4a94000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 102>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 332 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 5 1 64 0>,
   <&gpi_dma0 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "enable";
 };
};
# 2784 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-gpu.dtsi" 1
&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a610_zap";
  qcom,mas-crypto = <&mas_crypto_c0>;
 };

 gpu_opp_table: gpu-opp-table {
  compatible = "operating-points-v2";

  opp-980000000 {
   opp-hz = /bits/ 64 <980000000>;
   opp-microvolt = <416>;
  };

  opp-950000000 {
   opp-hz = /bits/ 64 <950000000>;
   opp-microvolt = <416>;
  };

  opp-900000000 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <384>;
  };

  opp-820000000 {
   opp-hz = /bits/ 64 <820000000>;
   opp-microvolt = <320>;
  };

  opp-745000000 {
   opp-hz = /bits/ 64 <745000000>;
   opp-microvolt = <256>;
  };

  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <192>;
  };

  opp-465000000 {
   opp-hz = /bits/ 64 <465000000>;
   opp-microvolt = <128>;
  };

  opp-320000000 {
   opp-hz = /bits/ 64 <320000000>;
   opp-microvolt = <64>;
  };
 };

 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
  operating-points-v2 = <&gpu_opp_table>;
 };

 gpu_bw_tbl: gpu-bw-tbl {
  compatible = "operating-points-v2";

  opp-0 { opp-hz = /bits/ 64 < 0 >; };

  opp-100 { opp-hz = /bits/ 64 < 762 >; };

  opp-200 { opp-hz = /bits/ 64 < 1525 >; };

  opp-300 { opp-hz = /bits/ 64 < 2288 >; };

  opp-451 { opp-hz = /bits/ 64 < 3440 >; };

  opp-547 { opp-hz = /bits/ 64 < 4173 >; };

  opp-681 { opp-hz = /bits/ 64 < 5195 >; };

  opp-768 { opp-hz = /bits/ 64 < 5859 >; };

  opp-1017 { opp-hz = /bits/ 64 < 7759 >; };

  opp-1353 { opp-hz = /bits/ 64 < 10322 >; };

  opp-1555 { opp-hz = /bits/ 64 < 11863 >; };

  opp-1804 { opp-hz = /bits/ 64 < 13763 >; };
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  operating-points-v2 = <&gpu_bw_tbl>;
 };

 msm_gpu: qcom,kgsl-3d0@5900000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";

  reg = <0x5900000 0x90000>,
   <0x5961000 0x800>;
  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc";

  interrupts = <0 177 4>;
  interrupt-names = "kgsl_3d0_irq";

  qcom,id = <0>;
  qcom,chipid = <0x06010000>;

  qcom,initial-pwrlevel = <6>;
  qcom,idle-timeout = <80>;

  qcom,ubwc-mode = <1>;
  qcom,min-access-length = <64>;
  qcom,highest-bank-bit = <14>;


  qcom,snapshot-size = <1048576>;


  qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
  #cooling-cells = <2>;

  clocks = <&gpucc 13>,
   <&gpucc 10>,
   <&gcc 150>,
   <&gpucc 4>,
   <&gcc 76>,
   <&gpucc 7>,
   <&gpucc 16>;

  clock-names = "core_clk", "rbbmtimer_clk", "iface_clk",
    "ahb_clk", "mem_clk", "gmu_clk",
    "smmu_vote";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,msm-bus,name = "grp3d";
  qcom,bus-width = <32>;
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>,
   <26 512 0 800000>,
   <26 512 0 1600000>,
   <26 512 0 2400000>,
   <26 512 0 3608000>,
   <26 512 0 4376000>,
   <26 512 0 5448000>,
   <26 512 0 6144000>,
   <26 512 0 8136000>,
   <26 512 0 10824000>,
   <26 512 0 12440000>,
   <26 512 0 14432000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  qcom,pm-qos-active-latency = <422>;
  qcom,pm-qos-wakeup-latency = <422>;


  qcom,enable-ca-jump;

  qcom,ca-busy-penalty = <12000>;

  qcom,ca-target-pwrlevel = <5>;

  nvmem-cells = <&gpu_speed_bin>, <&gpu_gaming_bin>;
  nvmem-cell-names = "speed_bin", "gaming_bin";

  qcom,gpu-cx-ipeak {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-cx-ipeak";

   qcom,gpu-cx-ipeak@0 {
    qcom,gpu-cx-ipeak = <&cx_ipeak_lm 10>;
    qcom,gpu-cx-ipeak-freq = <950000000>;
   };

   qcom,gpu-cx-ipeak@1 {
    qcom,gpu-cx-ipeak = <&cx_ipeak_lm 1>;
    qcom,gpu-cx-ipeak-freq = <900000000>;
   };
  };


  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };


  qcom,gpu-mempools-lowmem {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools-lowmem";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-allocate;
    qcom,mempool-max-pages = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-allocate;
    qcom,mempool-max-pages = <32>;
   };
  };
# 265 "../arch/arm64/boot/dts/vendor/qcom/bengal-gpu.dtsi"
  qcom,gpu-pwrlevel-bins {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevel-bins";

   qcom,gpu-pwrlevels-0 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <0>;

    qcom,initial-pwrlevel = <6>;
    qcom,ca-target-pwrlevel = <5>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <980000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <900000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <820000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <745000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <600000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <8>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <7>;
     qcom,bus-min = <5>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <320000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-1 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <206>;

    qcom,initial-pwrlevel = <6>;
    qcom,ca-target-pwrlevel = <5>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <980000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <900000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <820000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <745000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <600000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <8>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <7>;
     qcom,bus-min = <5>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <320000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-2 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <200>;

    qcom,initial-pwrlevel = <6>;
    qcom,ca-target-pwrlevel = <5>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <950000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <900000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <820000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <745000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <600000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <8>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <7>;
     qcom,bus-min = <5>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <320000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-3 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <157>;

    qcom,initial-pwrlevel = <3>;
    qcom,ca-target-pwrlevel = <2>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <745000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <9>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <600000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <8>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <7>;
     qcom,bus-min = <5>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <320000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-4 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <127>;

    qcom,initial-pwrlevel = <2>;
    qcom,ca-target-pwrlevel = <1>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <600000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <7>;
     qcom,bus-min = <5>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <320000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@59a0000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x59a0000 0x10000>;
  qcom,protect = <0xa0000 0x10000>;

  clocks = <&gcc 150>,
   <&gcc 76>,
   <&gpucc 16>;

  clock-names = "mem_clk", "mem_iface_clk", "smmu_vote";

  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0 1>;
   qcom,iommu-dma = "disabled";
   qcom,gpu-offset = <0xa8000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_secure";
   iommus = <&kgsl_smmu 2 0>;
   qcom,iommu-dma = "disabled";
  };
 };
};
# 2785 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-audio.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,audio-ext-clk.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/bengal-audio.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-audio-lpass.dtsi" 1
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <0>;
 };

 dai_dp1: qcom,msm-dai-q6-dp1 {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <1>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45093>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1801 0x0>;
   qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sen_auxpcm: qcom,msm-sen-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "senary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 adsp_loader: qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37200>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36944>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36944>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37201>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36945>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36945>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };
};
# 3 "../arch/arm64/boot/dts/vendor/qcom/bengal-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x01c1 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&audio_apr {
 q6core: qcom,q6core-audio {
  compatible = "qcom,q6core-audio";

  lpass_audio_hw_vote: vote_lpass_audio_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <11>;
   #clock-cells = <1>;
  };
 };
};

# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-lpi.dtsi" 1
&q6core {
 lpi_tlmm: lpi_pinctrl@ac40000 {
  compatible = "qcom,lpi-pinctrl";
  reg = <0xa7c0000 0x0>;
  qcom,slew-reg = <0xa95a000 0x0>;
  qcom,num-gpios = <19>;
  gpio-controller;
  #gpio-cells = <2>;
  qcom,lpi-offset-tbl = <0x00000000>, <0x00001000>,
          <0x00002000>, <0x00003000>,
          <0x00004000>, <0x00005000>,
          <0x00006000>, <0x00007000>,
          <0x00008000>, <0x00009000>,
          <0x0000A000>, <0x0000B000>,
          <0x0000C000>, <0x0000D000>,
          <0x0000E000>, <0x0000F000>,
          <0x00010000>, <0x00011000>,
          <0x00012000>;
  qcom,lpi-slew-offset-tbl = <0x00000000>, <0x00000002>,
        <0x00000004>, <0x00000008>,
        <0x0000000A>, <0x0000000C>,
        <0x00000000>, <0x00000000>,
        <0x00000000>, <0x00000000>,
        <0x00000000>, <0x00000000>,
        <0x00000000>, <0x00000000>,
        <0x00000000>, <0x00000000>,
        <0x00000000>, <0x00000000>,
        <0x00000014>;

  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;

  quat_mi2s_sck {
   quat_mi2s_sck_sleep: quat_mi2s_sck_sleep {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sck_active: quat_mi2s_sck_active {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_ws {
   quat_mi2s_ws_sleep: quat_mi2s_ws_sleep {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_ws_active: quat_mi2s_ws_active {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd0 {
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd1 {
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd2 {
   quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd2_active: quat_mi2s_sd2_active {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd3 {
   quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
    mux {
     pins = "gpio5";
     function = "func3";
    };

    config {
     pins = "gpio5";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd3_active: quat_mi2s_sd3_active {
    mux {
     pins = "gpio5";
     function = "func3";
    };

    config {
     pins = "gpio5";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_sck {
   lpi_i2s1_sck_sleep: lpi_i2s1_sck_sleep {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_sck_active: lpi_i2s1_sck_active {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_ws {
   lpi_i2s1_ws_sleep: lpi_i2s1_ws_sleep {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_ws_active: lpi_i2s1_ws_active {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_sd0 {
   lpi_i2s1_sd0_sleep: lpi_i2s1_sd0_sleep {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_sd0_active: lpi_i2s1_sd0_active {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_sd1 {
   lpi_i2s1_sd1_sleep: lpi_i2s1_sd1_sleep {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_sd1_active: lpi_i2s1_sd1_active {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_sck {
   lpi_i2s2_sck_sleep: lpi_i2s2_sck_sleep {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_sck_active: lpi_i2s2_sck_active {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_ws {
   lpi_i2s2_ws_sleep: lpi_i2s2_ws_sleep {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_ws_active: lpi_i2s2_ws_active {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_sd0 {
   lpi_i2s2_sd0_sleep: lpi_i2s2_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_sd0_active: lpi_i2s2_sd0_active {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_sd1 {
   lpi_i2s2_sd1_sleep: lpi_i2s2_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_sd1_active: lpi_i2s2_sd1_active {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s3_sck {
   lpi_i2s3_sck_sleep: lpi_i2s3_sck_sleep {
    mux {
     pins = "gpio14";
     function = "func1";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s3_sck_active: lpi_i2s3_sck_active {
    mux {
     pins = "gpio14";
     function = "func1";
    };

    config {
     pins = "gpio14";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s3_ws {
   lpi_i2s3_ws_sleep: lpi_i2s3_ws_sleep {
    mux {
     pins = "gpio15";
     function = "func1";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s3_ws_active: lpi_i2s3_ws_active {
    mux {
     pins = "gpio15";
     function = "func1";
    };

    config {
     pins = "gpio15";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s3_sd0 {
   lpi_i2s3_sd0_sleep: lpi_i2s3_sd0_sleep {
    mux {
     pins = "gpio16";
     function = "func1";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s3_sd0_active: lpi_i2s3_sd0_active {
    mux {
     pins = "gpio16";
     function = "func1";
    };

    config {
     pins = "gpio16";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s3_sd1 {
   lpi_i2s3_sd1_sleep: lpi_i2s3_sd1_sleep {
    mux {
     pins = "gpio17";
     function = "func1";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s3_sd1_active: lpi_i2s3_sd1_active {
    mux {
     pins = "gpio17";
     function = "func1";
    };

    config {
     pins = "gpio17";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sck {
   quat_tdm_sck_sleep: quat_tdm_sck_sleep {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sck_active: quat_tdm_sck_active {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_ws {
   quat_tdm_ws_sleep: quat_tdm_ws_sleep {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_ws_active: quat_tdm_ws_active {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd0 {
   quat_tdm_sd0_sleep: quat_tdm_sd0_sleep {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd0_active: quat_tdm_sd0_active {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd1 {
   quat_tdm_sd1_sleep: quat_tdm_sd1_sleep {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd1_active: quat_tdm_sd1_active {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd2 {
   quat_tdm_sd2_sleep: quat_tdm_sd2_sleep {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd2_active: quat_tdm_sd2_active {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd3 {
   quat_tdm_sd3_sleep: quat_tdm_sd3_sleep {
    mux {
     pins = "gpio5";
     function = "func3";
    };

    config {
     pins = "gpio5";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd3_active: quat_tdm_sd3_active {
    mux {
     pins = "gpio5";
     function = "func3";
    };

    config {
     pins = "gpio5";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_sck {
   lpi_tdm1_sck_sleep: lpi_tdm1_sck_sleep {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_sck_active: lpi_tdm1_sck_active {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_ws {
   lpi_tdm1_ws_sleep: lpi_tdm1_ws_sleep {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_ws_active: lpi_tdm1_ws_active {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_sd0 {
   lpi_tdm1_sd0_sleep: lpi_tdm1_sd0_sleep {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_sd0_active: lpi_tdm1_sd0_active {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_sd1 {
   lpi_tdm1_sd1_sleep: lpi_tdm1_sd1_sleep {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_sd1_active: lpi_tdm1_sd1_active {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_sck {
   lpi_tdm2_sck_sleep: lpi_tdm2_sck_sleep {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_sck_active: lpi_tdm2_sck_active {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_ws {
   lpi_tdm2_ws_sleep: lpi_tdm2_ws_sleep {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_ws_active: lpi_tdm2_ws_active {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_sd0 {
   lpi_tdm2_sd0_sleep: lpi_tdm2_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_sd0_active: lpi_tdm2_sd0_active {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_sd1 {
   lpi_tdm2_sd1_sleep: lpi_tdm2_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_sd1_active: lpi_tdm2_sd1_active {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm3_sck {
   lpi_tdm3_sck_sleep: lpi_tdm3_sck_sleep {
    mux {
     pins = "gpio14";
     function = "func1";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm3_sck_active: lpi_tdm3_sck_active {
    mux {
     pins = "gpio14";
     function = "func1";
    };

    config {
     pins = "gpio14";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm3_ws {
   lpi_tdm3_ws_sleep: lpi_tdm3_ws_sleep {
    mux {
     pins = "gpio15";
     function = "func1";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm3_ws_active: lpi_tdm3_ws_active {
    mux {
     pins = "gpio15";
     function = "func1";
    };

    config {
     pins = "gpio15";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm3_sd0 {
   lpi_tdm3_sd0_sleep: lpi_tdm3_sd0_sleep {
    mux {
     pins = "gpio16";
     function = "func1";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm3_sd0_active: lpi_tdm3_sd0_active {
    mux {
     pins = "gpio16";
     function = "func1";
    };

    config {
     pins = "gpio16";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm3_sd1 {
   lpi_tdm3_sd1_sleep: lpi_tdm3_sd1_sleep {
    mux {
     pins = "gpio17";
     function = "func1";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm3_sd1_active: lpi_tdm3_sd1_active {
    mux {
     pins = "gpio17";
     function = "func1";
    };

    config {
     pins = "gpio17";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sck {
   quat_aux_sck_sleep: quat_aux_sck_sleep {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sck_active: quat_aux_sck_active {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_ws {
   quat_aux_ws_sleep: quat_aux_ws_sleep {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_ws_active: quat_aux_ws_active {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd0 {
   quat_aux_sd0_sleep: quat_aux_sd0_sleep {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd0_active: quat_aux_sd0_active {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd1 {
   quat_aux_sd1_sleep: quat_aux_sd1_sleep {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd1_active: quat_aux_sd1_active {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd2 {
   quat_aux_sd2_sleep: quat_aux_sd2_sleep {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd2_active: quat_aux_sd2_active {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd3 {
   quat_aux_sd3_sleep: quat_aux_sd3_sleep {
    mux {
     pins = "gpio5";
     function = "func3";
    };

    config {
     pins = "gpio5";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd3_active: quat_aux_sd3_active {
    mux {
     pins = "gpio5";
     function = "func3";
    };

    config {
     pins = "gpio5";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_sck {
   lpi_aux1_sck_sleep: lpi_aux1_sck_sleep {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_sck_active: lpi_aux1_sck_active {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_ws {
   lpi_aux1_ws_sleep: lpi_aux1_ws_sleep {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_ws_active: lpi_aux1_ws_active {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_sd0 {
   lpi_aux1_sd0_sleep: lpi_aux1_sd0_sleep {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_sd0_active: lpi_aux1_sd0_active {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_sd1 {
   lpi_aux1_sd1_sleep: lpi_aux1_sd1_sleep {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_sd1_active: lpi_aux1_sd1_active {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_sck {
   lpi_aux2_sck_sleep: lpi_aux2_sck_sleep {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_sck_active: lpi_aux2_sck_active {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_ws {
   lpi_aux2_ws_sleep: lpi_aux2_ws_sleep {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_ws_active: lpi_aux2_ws_active {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_sd0 {
   lpi_aux2_sd0_sleep: lpi_aux2_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_sd0_active: lpi_aux2_sd0_active {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_sd1 {
   lpi_aux2_sd1_sleep: lpi_aux2_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_sd1_active: lpi_aux2_sd1_active {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux3_sck {
   lpi_aux3_sck_sleep: lpi_aux3_sck_sleep {
    mux {
     pins = "gpio14";
     function = "func1";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux3_sck_active: lpi_aux3_sck_active {
    mux {
     pins = "gpio14";
     function = "func1";
    };

    config {
     pins = "gpio14";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux3_ws {
   lpi_aux3_ws_sleep: lpi_aux3_ws_sleep {
    mux {
     pins = "gpio15";
     function = "func1";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux3_ws_active: lpi_aux3_ws_active {
    mux {
     pins = "gpio15";
     function = "func1";
    };

    config {
     pins = "gpio15";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux3_sd0 {
   lpi_aux3_sd0_sleep: lpi_aux3_sd0_sleep {
    mux {
     pins = "gpio16";
     function = "func1";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux3_sd0_active: lpi_aux3_sd0_active {
    mux {
     pins = "gpio16";
     function = "func1";
    };

    config {
     pins = "gpio16";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux3_sd1 {
   lpi_aux3_sd1_sleep: lpi_aux3_sd1_sleep {
    mux {
     pins = "gpio17";
     function = "func1";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux3_sd1_active: lpi_aux3_sd1_active {
    mux {
     pins = "gpio17";
     function = "func1";
    };

    config {
     pins = "gpio17";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tx_swr_clk_sleep: tx_swr_clk_sleep {
   mux {
    pins = "gpio0";
    function = "func1";
    input-enable;
    bias-pull-down;
   };

   config {
    pins = "gpio0";
    drive-strength = <10>;
   };
  };

  tx_swr_clk_active: tx_swr_clk_active {
   mux {
    pins = "gpio0";
    function = "func1";
   };

   config {
    pins = "gpio0";
    drive-strength = <10>;
    slew-rate = <3>;
    bias-disable;
   };
  };

  tx_swr_data1_sleep: tx_swr_data1_sleep {
   mux {
    pins = "gpio1";
    function = "func1";
   };

   config {
    pins = "gpio1";
    drive-strength = <10>;
    input-enable;
    bias-bus-hold;
   };
  };

  tx_swr_data1_active: tx_swr_data1_active {
   mux {
    pins = "gpio1";
    function = "func1";
   };

   config {
    pins = "gpio1";
    drive-strength = <10>;
    slew-rate = <3>;
    bias-bus-hold;
   };
  };

  tx_swr_data2_sleep: tx_swr_data2_sleep {
   mux {
    pins = "gpio2";
    function = "func1";
   };

   config {
    pins = "gpio2";
    drive-strength = <10>;
    input-enable;
    bias-pull-down;
   };
  };

  tx_swr_data2_active: tx_swr_data2_active {
   mux {
    pins = "gpio2";
    function = "func1";
   };

   config {
    pins = "gpio2";
    drive-strength = <10>;
    slew-rate = <3>;
    bias-bus-hold;
   };
  };

  rx_swr_clk_sleep: rx_swr_clk_sleep {
   mux {
    pins = "gpio3";
    function = "func1";
   };

   config {
    pins = "gpio3";
    drive-strength = <10>;
    input-enable;
    bias-pull-down;
   };
  };

  rx_swr_clk_active: rx_swr_clk_active {
   mux {
    pins = "gpio3";
    function = "func1";
   };

   config {
    pins = "gpio3";
    drive-strength = <10>;
    slew-rate = <3>;
    bias-disable;
   };
  };

  rx_swr_data_sleep: rx_swr_data_sleep {
   mux {
    pins = "gpio4";
    function = "func1";
   };

   config {
    pins = "gpio4";
    drive-strength = <10>;
    input-enable;
    bias-pull-down;
   };
  };

  rx_swr_data_active: rx_swr_data_active {
   mux {
    pins = "gpio4";
    function = "func1";
   };

   config {
    pins = "gpio4";
    drive-strength = <10>;
    slew-rate = <3>;
    bias-bus-hold;
   };
  };

  rx_swr_data1_sleep: rx_swr_data1_sleep {
   mux {
    pins = "gpio5";
    function = "func1";
   };

   config {
    pins = "gpio5";
    drive-strength = <10>;
    input-enable;
    bias-pull-down;
   };
  };

  rx_swr_data1_active: rx_swr_data1_active {
   mux {
    pins = "gpio5";
    function = "func1";
   };

   config {
    pins = "gpio5";
    drive-strength = <10>;
    slew-rate = <3>;
    bias-bus-hold;
   };
  };

  cdc_dmic01_clk_active: dmic01_clk_active {
   mux {
    pins = "gpio6";
    function = "func1";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic01_clk_sleep: dmic01_clk_sleep {
   mux {
    pins = "gpio6";
    function = "func1";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic01_data_active: dmic01_data_active {
   mux {
    pins = "gpio7";
    function = "func1";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic01_data_sleep: dmic01_data_sleep {
   mux {
    pins = "gpio7";
    function = "func1";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  cdc_dmic23_clk_active: dmic23_clk_active {
   mux {
    pins = "gpio8";
    function = "func1";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic23_clk_sleep: dmic23_clk_sleep {
   mux {
    pins = "gpio8";
    function = "func1";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic23_data_active: dmic23_data_active {
   mux {
    pins = "gpio9";
    function = "func1";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic23_data_sleep: dmic23_data_sleep {
   mux {
    pins = "gpio9";
    function = "func1";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  wsa_mclk_sleep: wsa_mclk_sleep {
   mux {
    pins = "gpio18";
    function = "func1";
   };

   config {
    pins = "gpio18";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  wsa_mclk_active: wsa_mclk_active {
   mux {
    pins = "gpio18";
    function = "func1";
   };

   config {
    pins = "gpio18";
    drive-strength = <16>;
    bias-disable;
    output-high;
   };
  };
 };

};
# 22 "../arch/arm64/boot/dts/vendor/qcom/bengal-audio.dtsi" 2

&q6core {
 cdc_dmic01_gpios: cdc_dmic01_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
  pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
  qcom,lpi-gpios;
 };

 cdc_dmic23_gpios: cdc_dmic23_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
  pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
  qcom,lpi-gpios;
 };

 rx_swr_gpios: rx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&rx_swr_clk_active &rx_swr_data_active
    &rx_swr_data1_active>;
  pinctrl-1 = <&rx_swr_clk_sleep &rx_swr_data_sleep
    &rx_swr_data1_sleep>;
  qcom,lpi-gpios;
 };

 va_swr_gpios: va_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&tx_swr_clk_active &tx_swr_data1_active
       &tx_swr_data2_active>;
  pinctrl-1 = <&tx_swr_clk_sleep &tx_swr_data1_sleep
       &tx_swr_data2_sleep>;
  qcom,lpi-gpios;
  qcom,chip-wakeup-reg = <0x003ca04c>;
  qcom,chip-wakeup-maskbit = <0>;
  qcom,chip-wakeup-default-val = <0x1>;
 };

 wsa881x_analog_clk_gpio: msm_cdc_pinctrl@18 {
  status = "disabled";
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_mclk_active>;
  pinctrl-1 = <&wsa_mclk_sleep>;
  qcom,lpi-gpios;
 };
};

&q6core {
 bolero: bolero-cdc {
  compatible = "qcom,bolero-codec";
  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;

  bolero-clk-rsc-mngr {
   compatible = "qcom,bolero-clk-rsc-mngr";
  };

  va_macro: va-macro@a730000 {
   swr0: va_swr_master {
   };
  };

  rx_macro: rx-macro@a600000 {
   swr1: rx_swr_master {
   };
  };
 };
};

&q6core {
 bengal_snd: sound {
  compatible = "qcom,bengal-asoc-snd";
  qcom,mi2s-audio-intf = <0>;
  qcom,auxpcm-audio-intf = <0>;
  qcom,tdm-audio-intf = <0>;
  qcom,wcn-btfm = <1>;
  qcom,afe-rxtx-lb = <0>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&va_cdc_dma_0_tx>, <&va_cdc_dma_1_tx>,
    <&va_cdc_dma_2_tx>,
    <&rx_cdc_dma_0_rx>, <&tx_cdc_dma_0_tx>,
    <&rx_cdc_dma_1_rx>, <&tx_cdc_dma_1_tx>,
    <&rx_cdc_dma_2_rx>, <&tx_cdc_dma_2_tx>,
    <&rx_cdc_dma_3_rx>, <&tx_cdc_dma_3_tx>,
    <&rx_cdc_dma_4_rx>, <&tx_cdc_dma_4_tx>,
    <&rx_cdc_dma_5_rx>, <&tx_cdc_dma_5_tx>,
    <&rx_cdc_dma_6_rx>, <&rx_cdc_dma_7_rx>,
    <&afe_loopback_tx>;
  asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
    "msm-dai-q6-dev.16401",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-cdc-dma-dev.45089",
    "msm-dai-cdc-dma-dev.45091",
    "msm-dai-cdc-dma-dev.45093",
    "msm-dai-cdc-dma-dev.45104",
    "msm-dai-cdc-dma-dev.45105",
    "msm-dai-cdc-dma-dev.45106",
    "msm-dai-cdc-dma-dev.45107",
    "msm-dai-cdc-dma-dev.45108",
    "msm-dai-cdc-dma-dev.45109",
    "msm-dai-cdc-dma-dev.45110",
    "msm-dai-cdc-dma-dev.45111",
    "msm-dai-cdc-dma-dev.45112",
    "msm-dai-cdc-dma-dev.45113",
    "msm-dai-cdc-dma-dev.45114",
    "msm-dai-cdc-dma-dev.45115",
    "msm-dai-cdc-dma-dev.45116",
    "msm-dai-cdc-dma-dev.45118",
    "msm-dai-q6-dev.24577";
  fsa4480-i2c-handle = <&fsa4480>;
 };
};

&qupv3_se1_i2c {
 status = "ok";
 fsa4480: fsa4480@42 {
  compatible = "qcom,fsa4480-i2c";
  reg = <0x42>;
 };
};
# 2786 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-sde-pll.dtsi" 1
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi0_pll {
  compatible = "qcom,mdss_dsi_pll_14nm";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0x5e94400 0x588>,
        <0x5f03000 0x8>,
        <0x5e94200 0x100>;
  reg-names = "pll_base", "gdsc_base",
   "dynamic_pll_base";
  clocks = <&dispcc 18>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  memory-region = <&dfps_data_memory>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2787 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-sde.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mdss-14nm-pll-clk.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/bengal-sde.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp {
  compatible = "qcom,sde-kms";
  reg = <0x5e00000 0x8f030>,
        <0x5eb0000 0x2008>,
        <0x5e8f000 0x02c>,
        <0xc125ba4 0x20>;

  reg-names = "mdp_phys",
      "vbif_phys",
      "sid_phys",
      "sde_imem_phys";

  clocks =
   <&gcc 61>,
   <&gcc 63>,
   <&gcc 64>,
   <&gcc 62>,
   <&dispcc 18>,
   <&dispcc 8>,
   <&dispcc 16>,
   <&dispcc 10>,
   <&dispcc 14>;
  clock-names = "gcc_iface", "gcc_bus", "throttle_clk",
     "div_clk",
    "iface_clk", "core_clk", "vsync_clk",
    "lut_clk", "rot_clk";
  clock-rate = <0 0 0 0 0 256000000 19200000 192000000 192000000>;
  clock-max-rate = <0 0 0 0 0 384000000 19200000 384000000
        307000000>;

  sde-vdd-supply = <&mdss_core_gdsc>;


  interrupts = <0 186 4>;
  interrupt-controller;
  #interrupt-cells = <1>;

  #power-domain-cells = <0>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x494>;

  qcom,sde-ctl-off = <0x2000>;
  qcom,sde-ctl-size = <0x1dc>;
  qcom,sde-ctl-display-pref = "primary";

  qcom,sde-mixer-off = <0x45000>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary";

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000>;
  qcom,sde-dspp-size = <0xfe4>;

  qcom,sde-intf-off = <0x0 0x6b800>;
  qcom,sde-intf-size = <0x2b8>;
  qcom,sde-intf-type = "none", "dsi";

  qcom,sde-pp-off = <0x71000>;
  qcom,sde-pp-size = <0xd4>;

  qcom,sde-dither-off = <0x30e0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "dma";

  qcom,sde-sspp-off = <0x5000 0x25000>;
  qcom,sde-sspp-src-size = <0x1f8>;

  qcom,sde-sspp-xin-id = <0 1>;
  qcom,sde-sspp-excl-rect = <1 1>;
  qcom,sde-sspp-smart-dma-priority = <2 1>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <0>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-mixer-stage-base-layer;

  qcom,sde-max-per-pipe-bw-kbps = <2600000 2600000>;

  qcom,sde-max-per-pipe-bw-high-kbps = <2600000 2600000>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>, <0x2ac 8>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-type = "qseedv3lite";
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2048>;
  qcom,sde-sspp-linewidth = <2160>;
  qcom,sde-mixer-blendstages = <0x4>;
  qcom,sde-highest-bank-bit = <0x1>;
  qcom,sde-ubwc-version = <0x100>;
  qcom,sde-ubwc-swizzle = <0x7>;
  qcom,sde-ubwc-static = <0x11F>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;

  qcom,sde-has-dim-layer;
  qcom,sde-has-idle-pc;

  qcom,sde-max-bw-low-kbps = <3100000>;
  qcom,sde-max-bw-high-kbps = <4000000>;
  qcom,sde-min-core-ib-kbps = <2400000>;
  qcom,sde-min-llcc-ib-kbps = <800000>;
  qcom,sde-min-dram-ib-kbps = <800000>;
  qcom,sde-dram-channels = <1>;
  qcom,sde-num-nrt-paths = <0>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x2008>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;



  qcom,sde-danger-lut = <0x000000ff 0x0000ffff
   0x00000000 0x00000000 0x0000ffff>;

  qcom,sde-safe-lut-linear = <0 0xfff0>;
  qcom,sde-safe-lut-macrotile = <0 0xff00>;

  qcom,sde-safe-lut-macrotile-qseed = <0 0xff00>;
  qcom,sde-safe-lut-nrt = <0 0xffff>;

  qcom,sde-qos-lut-linear = <0 0x00112222 0x22335777>;
  qcom,sde-qos-lut-macrotile = <0 0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile-qseed = <0 0x00112233 0x66777777>;
  qcom,sde-qos-lut-nrt = <0 0x00000000 0x00000000>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-dma-latency = <300>;

  qcom,sde-secure-sid-mask = <0x0000421>;
  qcom,sde-num-mnoc-ports = <1>;
  qcom,sde-axi-bus-width = <16>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
   qcom,sde-vig-inverse-pma;
  };

  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "sde-vdd";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_sde_unsec: qcom,smmu_sde_unsec_cb {
   compatible = "qcom,smmu_sde_unsec";
   iommus = <&apps_smmu 0x420 0x2>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-earlymap;
  };

  smmu_sde_sec: qcom,smmu_sde_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&apps_smmu 0x421 0x0>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xa>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 4800000>,
    <22 512 0 4800000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 150000>,
    <1 590 0 300000>;
  };

  qcom,sde-limits {
   qcom,sde-linewidth-limits {
    qcom,sde-limit-name = "sspp_linewidth_usecases";
    qcom,sde-limit-cases = "vig", "dma", "scale";
    qcom,sde-limit-ids= <0x1 0x2 0x4>;
    qcom,sde-limit-values = <0x1 4096>,
       <0x5 2560>,
       <0x2 2160>;
   };

   qcom,sde-bw-limits {
    qcom,sde-limit-name = "sde_bwlimit_usecases";
    qcom,sde-limit-cases = "per_vig_pipe",
       "per_dma_pipe",
       "total_max_bw",
       "camera_concurrency";
    qcom,sde-limit-ids = <0x1 0x2 0x4 0x8>;
    qcom,sde-limit-values = <0x1 2600000>,
       <0x9 2600000>,
       <0x2 2600000>,
       <0xa 2600000>,
       <0x4 4000000>,
       <0xc 3100000>;
   };
  };
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,sde_rotator";
  reg = <0x5e00000 0xac000>,
        <0x5eb0000 0x2008>;
  reg-names = "mdp_phys",
       "rot_vbif_phys";

  #list-cells = <1>;

  qcom,mdss-rot-mode = <1>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&mdss_core_gdsc>;
  qcom,supply-names = "rot-vdd";

  clocks =
   <&gcc 61>,
   <&dispcc 18>,
   <&dispcc 14>;
  clock-names = "gcc_iface",
   "iface_clk", "rot_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

  power-domains = <&mdss_mdp>;

  qcom,mdss-rot-parent = <&mdss_mdp 0>;
  qcom,mdss-rot-xin-id = <10 11>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 3 3 3 3 3 3>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;


  rot_reg: qcom,rot-reg-bus {
   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x43C 0x0>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_sde_rot_sec";
   iommus = <&apps_smmu 0x43D 0x0>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xa>;
  };
 };

 mdss_dsi0: qcom,mdss_dsi0_ctrl {
  compatible = "qcom,dsi-ctrl-hw-v2.4";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  frame-threshold-time-us = <1000>;
  reg = <0x5e94000 0x400>,
   <0x5f08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;
  vdda-1p2-supply = <&L18A>;
  clocks = <&dispcc 2>,
   <&dispcc 3>,
   <&dispcc 5>,
   <&dispcc 12>,
   <&dispcc 13>,
   <&dispcc 6>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
     "pixel_clk", "pixel_clk_rcg",
     "esc_clk";

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1232000>;
    qcom,supply-max-voltage = <1232000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0 {
  compatible = "qcom,dsi-phy-v2.0";
  label = "dsi-phy-0";
  cell-index = <0>;
  reg = <0x5e94400 0x588>,
   <0x5e01400 0x100>,
   <0x5e94200 0x100>;
  reg-names = "dsi_phy", "phy_clamp_base",
   "dyn_refresh_base";
  vdda-0p9-supply = <&VDD_MX_LEVEL>;
  qcom,platform-strength-ctrl = [ff 06
      ff 06
      ff 06
      ff 06
      ff 00];
  qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,panel-allow-phy-poweroff;
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage =
     <256>;
    qcom,supply-max-voltage =
     <416>;
    qcom,supply-off-min-voltage =
     <16>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2788 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2

&qupv3_se1_i2c {
 status = "ok";
# 1 "../arch/arm64/boot/dts/vendor/qcom/pm8008.dtsi" 1


pm8008_8: qcom,pm8008@28 {
 compatible = "qcom,i2c-pmic";
 reg = <0x28>;
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 interrupt-names = "pm8008";
 qcom,periph-map = <0x09 0x24 0xc0 0xc1>;

 pm8008_chip: qcom,pm8008-chip@900 {
  compatible = "qcom,pm8008-chip";
  reg = <0x900>;
  interrupts = <0x09 4 1>;
  interrupt-names = "ocp";

  PM8008_EN: qcom,pm8008-chip-en {
   regulator-name = "pm8008-chip-en";
  };
 };

 qcom,revid@100 {
  compatible = "qcom,qpnp-revid";
  reg = <0x100>;
 };

 pm8008_gpios: pinctrl@c000 {
  compatible = "qcom,spmi-gpio";
  reg = <0xc000 0x200>;
  interrupts = <0xc0 0 1>,
    <0xc1 0 1>;
  interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
  gpio-controller;
  #gpio-cells = <2>;

  pm8008_gpio1_active: pm8008_gpio1_active {
   pins = "gpio1";
   function = "func1";
   power-source = <1>;
   output-enable;
   input-disable;
   bias-disable;
  };
 };
};

pm8008_9: qcom,pm8008@9 {
 compatible = "qcom,i2c-pmic";
 reg = <0x9>;
 #address-cells = <1>;
 #size-cells = <0>;

 pinctrl-names = "default";
 pinctrl-0 = <&pm8008_gpio1_active>;

 pm8008_regulators: qcom,pm8008-regulator {
  compatible = "qcom,pm8008-regulator";
  pm8008_en-supply = <&PM8008_EN>;
  qcom,enable-ocp-broadcast;

  L1P: qcom,pm8008-l1@4000 {
   reg = <0x4000>;
   regulator-name = "pm8008_l1";
   regulator-min-microvolt = <528000>;
   regulator-max-microvolt = <1504000>;
   qcom,min-dropout-voltage = <225000>;
   qcom,hpm-min-load = <10000>;
  };

  L2P: qcom,pm8008-l2@4100 {
   reg = <0x4100>;
   regulator-name = "pm8008_l2";
   regulator-min-microvolt = <528000>;
   regulator-max-microvolt = <1504000>;
   qcom,min-dropout-voltage = <225000>;
   qcom,hpm-min-load = <10000>;
  };

  L3P: qcom,pm8008-l3@4200 {
   reg = <0x4200>;
   regulator-name = "pm8008_l3";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <200000>;
   qcom,hpm-min-load = <10000>;
  };

  L4P: qcom,pm8008-l4@4300 {
   reg = <0x4300>;
   regulator-name = "pm8008_l4";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <200000>;
   qcom,hpm-min-load = <10000>;
  };

  L5P: qcom,pm8008-l5@4400 {
   reg = <0x4400>;
   regulator-name = "pm8008_l5";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };

  L6P: qcom,pm8008-l6@4400 {
   reg = <0x4500>;
   regulator-name = "pm8008_l6";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };

  L7P: qcom,pm8008-l7@4400 {
   reg = <0x4600>;
   regulator-name = "pm8008_l7";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };
 };
};
# 2792 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
};

&pm8008_8 {

 interrupt-parent = <&tlmm>;
 interrupts = <25 1>;

 pinctrl-names = "default";
 pinctrl-0 = <&pm8008_active &pm8008_interrupt>;
};

&pm8008_regulators {
 vdd_l1_l2-supply = <&S6A>;
};

&L1P {
 regulator-max-microvolt = <1200000>;
 qcom,min-dropout-voltage = <100000>;
};

&L2P {
 regulator-max-microvolt = <1056000>;
 qcom,min-dropout-voltage = <100000>;
};

&L3P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L4P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L5P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L6P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L7P {
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};

&qupv3_se4_2uart {
 status = "ok";
};

&qupv3_se3_4uart {
 status = "ok";
};

&pm6125_vadc {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&camera_therm_default &emmc_therm_default>;

 pa_therm0 {
  reg = <0x4d>;
  label = "pa_therm0";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 quiet_therm {
  reg = <0x4e>;
  label = "quiet_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 camera_flash_therm {
  reg = <0x52>;
  label = "camera_flash_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 backlight_therm {
  reg = <0x53>;
  label = "backlight_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pm6125_gpios {
 camera_therm {
  camera_therm_default: camera_therm_default {
   pins = "gpio3";
   bias-high-impedance;
  };
 };

 emmc_therm {
  emmc_therm_default: emmc_therm_default {
   pins = "gpio4";
   bias-high-impedance;
  };
 };

};

&spmi_bus {
 qcom,pm6125@0 {
  pm6125_adc_tm_iio: adc_tm@3400 {
   compatible = "qcom,adc-tm5-iio";
   reg = <0x3400 0x100>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   io-channels = <&pm6125_vadc 0x52>,
     <&pm6125_vadc 0x53>;

   camera_flash_therm {
    reg = <0x52>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

   backlight_therm {
    reg = <0x53>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };
  };
 };
};

&pm6125_adc_tm {
 #address-cells = <1>;
 #size-cells = <0>;
 io-channels = <&pm6125_vadc 0x4d>,
   <&pm6125_vadc 0x4e>,
   <&pm6125_vadc 0x4c>;


 pa_therm0 {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 quiet_therm {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 xo_therm {
  reg = <0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pmi632_vadc {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&conn_therm_default &skin_therm_default>;

 conn_therm {
  reg = <0x52>;
  label = "conn_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 skin_therm {
  reg = <0x53>;
  label = "skin_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pmi632_gpios {
 conn_therm {
  conn_therm_default: conn_therm_default {
   pins = "gpio1";
   bias-high-impedance;
  };
 };

 skin_therm {
  skin_therm_default: skin_therm_default {
   pins = "gpio3";
   bias-high-impedance;
  };
 };

};

&pmi632_adc_tm {
 #address-cells = <1>;
 #size-cells = <0>;
 io-channels = <&pmi632_vadc 0x53>;


 skin_therm {
  reg = <0x53>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&msm_vidc {
 qcom,cx-ipeak-data = <&cx_ipeak_lm 6>;
 qcom,clock-freq-threshold = <300000000>;
};

&qupv3_se0_spi {
 status = "ok";
 irled@0 {
  compatible = "ir-spi";
  reg = <0x0>;
  vdd-supply = <&pm6125_l24>;
  status = "ok";
  spi-max-frequency = <19200000>;
 };
};

# 1 "../arch/arm64/boot/dts/vendor/qcom/bengal-thermal.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/bengal-thermal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/qmi_thermal.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/bengal-thermal.dtsi" 2

&cpufreq_hw {
 #address-cells = <1>;
 #size-cells = <1>;
 lmh_dcvs0: qcom,limits-dcvs@f521000 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
  qcom,affinity = <0>;
  reg = <0xf550800 0x1000>,
   <0xf521000 0x1000>;
  qcom,no-cooling-device-register;
  #thermal-sensor-cells = <0>;
 };

 lmh_dcvs1: qcom,limits-dcvs@f523000 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
  qcom,affinity = <1>;
  reg = <0xf550800 0x1000>,
   <0xf523000 0x1000>;
  qcom,no-cooling-device-register;
  #thermal-sensor-cells = <0>;
 };

 qcom,cpu-isolation {
  compatible = "qcom,cpu-isolate";
  cpu0_isolate: cpu0-isolate {
   qcom,cpu = <&CPU0>;
   #cooling-cells = <2>;
  };

  cpu1_isolate: cpu1-isolate {
   qcom,cpu = <&CPU1>;
   #cooling-cells = <2>;
  };

  cpu2_isolate: cpu2-isolate {
   qcom,cpu = <&CPU2>;
   #cooling-cells = <2>;
  };

  cpu3_isolate: cpu3-isolate {
   qcom,cpu = <&CPU3>;
   #cooling-cells = <2>;
  };

  cpu4_isolate: cpu4-isolate {
   qcom,cpu = <&CPU4>;
   #cooling-cells = <2>;
  };

  cpu5_isolate: cpu5-isolate {
   qcom,cpu = <&CPU5>;
   #cooling-cells = <2>;
  };

  cpu6_isolate: cpu6-isolate {
   qcom,cpu = <&CPU6>;
   #cooling-cells = <2>;
  };

  cpu7_isolate: cpu7-isolate {
   qcom,cpu = <&CPU7>;
   #cooling-cells = <2>;
  };
 };
};

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  modem {
   qcom,instance-id = <0x0>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_proc: modem_proc {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_skin: modem_skin {
    qcom,qmi-dev-name = "modem_skin";
    #cooling-cells = <2>;
   };

   modem_vdd: modem_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };

   modem_wlan: modem_wlan {
    qcom,qmi-dev-name = "wlan";
    #cooling-cells = <2>;
   };
  };

  cdsp {
   qcom,instance-id = <0x43>;

   cdsp_sw: cdsp {
    qcom,qmi-dev-name = "cdsp_sw";
    #cooling-cells = <2>;
   };

   cdsp_hw: hvx {
    qcom,qmi-dev-name = "cdsp_hw";
    #cooling-cells = <2>;
   };
  };

  adsp {
   qcom,instance-id = <0x1>;

   adsp_vdd: adsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };

 lmh_cpu_vdd: qcom,lmh-cpu-vdd@f550800 {
  compatible = "qcom,lmh-cpu-vdd";
  reg = <0xf550800 0x1000>;
  #cooling-cells = <2>;
 };

 cxip_cdev: cxip-cdev@3ed000 {
  compatible = "qcom,cxip-lm-cooling-device";
  reg = <0x3ed000 0xc00c>;
  qcom,thermal-client-offset = <0x8000>;

  qcom,bypass-client-list = <0x1004 0x4004 0x6004 0xc004 0xc008>;
  #cooling-cells = <2>;
 };
};

&thermal_zones {
 mapss-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cdsp-hvx-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 wlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 4>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdm-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 5>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 7>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 8>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 10>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 11>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 12>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdm-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 13>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 display-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 14>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 gpu-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 xo-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4c>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 pa-therm0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4d>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 quiet-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm_iio 0x52>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 backlight_therm {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm_iio 0x53>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 chg-skin-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pmi632_adc_tm 0x53>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  trips {
   gpu_step_trip: gpu-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   gpu_cx_mon: gpu-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   gpu_cdev {
    trip = <&gpu_step_trip>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };

   gpu-cx-cdev0 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   gpu-cx-cdev1 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };

   gpu-cx-cdev2 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };

   gpu-cx-cdev3 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&cdsp_sw ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 hepta-cpu-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;

  trips {
   silver-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 cpuss-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 10>;
  wake-capable-sensor;

  trips {
   cpu4_5_config: cpu-4-5-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu4_cdev {
    trip = <&cpu4_5_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };

   cpu5_cdev {
    trip = <&cpu4_5_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };
  };
 };

 cpuss-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 11>;
  wake-capable-sensor;

  trips {
   cpu6_7_config: cpu-6-7-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu6_cdev {
    trip = <&cpu6_7_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   cpu7_cdev {
    trip = <&cpu6_7_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };
  };
 };

 cpuss-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 12>;
  wake-capable-sensor;

  trips {
   silv_cpus_config: silv-cpus-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu0_cdev {
    trip = <&silv_cpus_config>;
    cooling-device = <&cpu0_isolate 1 1>;
   };

   cpu1_cdev {
    trip = <&silv_cpus_config>;
    cooling-device = <&cpu1_isolate 1 1>;
   };

   cpu2_cdev {
    trip = <&silv_cpus_config>;
    cooling-device = <&cpu2_isolate 1 1>;
   };

   cpu3_cdev {
    trip = <&silv_cpus_config>;
    cooling-device = <&cpu3_isolate 1 1>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;

  trips {
   cpu4_config: cpu4-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu4_cdev {
    trip = <&cpu4_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 7>;
  wake-capable-sensor;

  trips {
   cpu5_config: cpu5-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu5_cdev {
    trip = <&cpu5_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 8>;
  wake-capable-sensor;

  trips {
   cpu6_config: cpu6-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu6_cdev {
    trip = <&cpu6_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;

  trips {
   cpu7_config: cpu7-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu7_cdev {
    trip = <&cpu7_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };
  };
 };

 cdsp-hvx-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 1>;
  thermal-governor = "step_wise";
  wake-capable-sensor;

  trips {
   cdsp_trip0: cdsp-trip0 {
    temperature = <95000>;
    hysteresis = <20000>;
    type = "passive";
   };

   cdsp_trip1: cdsp-trip1 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   cdsp_cx_mon: cdsp-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cxip-cdev {
    trip = <&cdsp_trip0>;
    cooling-device = <&cxip_cdev 1 1>;
   };

   cdsp-cdev0 {
    trip = <&cdsp_trip1>;
    cooling-device = <&cdsp_sw (~0)
       (~0)>;
   };

   cdsp-cx-cdev0 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   cdsp-cx-cdev1 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };

   cdsp-cx-cdev2 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };

   cdsp-cx-cdev3 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&cdsp_sw ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 mdm-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 13>;
  wake-capable-sensor;
  trips {
   mdm0_cx_mon: mdm0-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdm0-cx-cdev0 {
    trip = <&mdm0_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   mdm0-cx-cdev1 {
    trip = <&mdm0_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };

   mdm0-cx-cdev2 {
    trip = <&mdm0_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };

   mdm0-cx-cdev3 {
    trip = <&mdm0_cx_mon>;
    cooling-device = <&cdsp_sw ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 mdm-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 5>;
  wake-capable-sensor;
  trips {
   mdm1_cx_mon: mdm1-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdm1-cx-cdev0 {
    trip = <&mdm1_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   mdm1-cx-cdev1 {
    trip = <&mdm1_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };

   mdm1-cx-cdev2 {
    trip = <&mdm1_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };

   mdm1-cx-cdev3 {
    trip = <&mdm1_cx_mon>;
    cooling-device = <&cdsp_sw ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 mapss-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  tracks-low;

  trips {
   mapss_trip: mapss-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cx_vdd_cdev {
    trip = <&mapss_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };

   mx_vdd_cdev {
    trip = <&mapss_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };

   modem_vdd_cdev {
    trip = <&mapss_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };

   adsp_vdd_cdev {
    trip = <&mapss_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
  };
 };

 mapss-lowc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  tracks-low;

  trips {
   mapss_cap_trip: mapss-cap-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   lmh_cpu_cdev {
    trip = <&mapss_cap_trip>;
    cooling-device = <&lmh_cpu_vdd 1 1>;
   };
  };
 };

 camera-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  tracks-low;

  trips {
   camera_trip: camera-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };

   mx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };

   modem_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };

   adsp_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
  };
 };

 camera-lowc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  tracks-low;

  trips {
   camera_cap_trip: camera-cap-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   lmh_cpu_cdev {
    trip = <&camera_cap_trip>;
    cooling-device = <&lmh_cpu_vdd 1 1>;
   };
  };
 };

 quiet-therm-step {
  polling-delay-passive = <2000>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm6125_adc_tm 0x4e>;
  wake-capable-sensor;
  status = "disabled";

  trips {
   skin_batt_trip0: batt-trip0 {
    temperature = <39000>;
    hysteresis = <2000>;
    type = "passive";
   };

   skin_modem_trip0: modem-trip0 {
    temperature = <40000>;
    hysteresis = <4000>;
    type = "passive";
   };

   skin_gold_trip: gold-trip {
    temperature = <40000>;
    hysteresis = <0>;
    type = "passive";
   };

   skin_batt_trip1: batt-trip1 {
    temperature = <41000>;
    hysteresis = <2000>;
    type = "passive";
   };

   skin_silver_trip: silver-trip {
    temperature = <41000>;
    hysteresis = <0>;
    type = "passive";
   };

   skin_modem_trip1: modem-trip1 {
    temperature = <42000>;
    hysteresis = <4000>;
    type = "passive";
   };

   skin_modem_trip2: modem-trip2 {
    temperature = <43000>;
    hysteresis = <4000>;
    type = "passive";
   };

   skin_batt_trip2: batt-trip2 {
    temperature = <43000>;
    hysteresis = <2000>;
    type = "passive";
   };

   skin_gpu_trip: gpu-trip {
    temperature = <43000>;
    hysteresis = <0>;
    type = "passive";
   };

   skin_batt_trip3: batt-trip3 {
    temperature = <45000>;
    hysteresis = <2000>;
    type = "passive";
   };

   skin_modem_trip3: modem-trip3 {
    temperature = <50000>;
    hysteresis = <5000>;
    type = "passive";
   };

   skin_hvx_trip: hvx-trip {
    temperature = <52000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };

  cooling-maps {
   gold_cdev {
    trip = <&skin_gold_trip>;
    cooling-device = <&CPU4 (~0)
       (((~0) - 1)-4)>;
   };

   silver_cdev {
    trip = <&skin_silver_trip>;
    cooling-device = <&CPU0 (~0)
       (((~0) - 1)-5)>;
   };

   gpu_cdev {
    trip = <&skin_gpu_trip>;
    cooling-device = <&msm_gpu (~0)
       (((~0) - 1)-3)>;
   };

   hvx_cdev {
    trip = <&skin_hvx_trip>;
    cooling-device = <&cdsp_sw ((~0) - 1)
       ((~0) - 1)>;
   };

   mdm_cdev0 {
    trip = <&skin_modem_trip0>;
    cooling-device = <&modem_proc 1 1>;
   };

   mdm_cdev1 {
    trip = <&skin_modem_trip1>;
    cooling-device = <&modem_pa 1 1>;
   };

   mdm_cdev2 {
    trip = <&skin_modem_trip2>;
    cooling-device = <&modem_pa 2 2>;
   };

   mdm_cdev3 {
    trip = <&skin_modem_trip3>;
    cooling-device = <&modem_pa 3 3>;
   };

   mdm_cdev4 {
    trip = <&skin_modem_trip3>;
    cooling-device = <&modem_proc 3 3>;
   };

   batt_cdev1 {
    trip = <&skin_batt_trip0>;
    cooling-device = <&pmi632_charger 2 2>;
   };

   batt_cdev2 {
    trip = <&skin_batt_trip1>;
    cooling-device = <&pmi632_charger 4 4>;
   };

   batt_cdev3 {
    trip = <&skin_batt_trip2>;
    cooling-device = <&pmi632_charger 6 6>;
   };

   batt_cdev4 {
    trip = <&skin_batt_trip3>;
    cooling-device = <&pmi632_charger 7 7>;
   };
  };
 };
};
# 3029 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/camera/bengal-camera.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/msm/msm-camera.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/camera/bengal-camera.dtsi" 2

&soc {
 qcom,cam-req-mgr {
  compatible = "qcom,cam-req-mgr";
  status = "ok";
 };

 cam_csiphy0: qcom,csiphy0 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v2.0.1", "qcom,csiphy";
  reg = <0x05C52000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x52000>;
  interrupts = <0 72 1>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&L18A>;
  clocks = <&gcc 53>,
   <&gcc 162>,
   <&gcc 19>,
   <&gcc 18>;
  clock-names = "cphy_rx_clk_src",
   "csiphy0_clk",
   "csi0phytimer_clk_src",
   "csi0phytimer_clk";
  src-clock-name = "csi0phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  clock-rates =
   <19200000 0 19200000 0>,
   <240000000 0 200000000 0>,
   <341330000 0 200000000 0>,
   <384000000 0 268800000 0>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_csiphy1: qcom,csiphy1 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v2.0.1", "qcom,csiphy";
  reg = <0x05C53000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x53000>;
  interrupts = <0 73 1>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&L18A>;
  clocks = <&gcc 53>,
   <&gcc 163>,
   <&gcc 21>,
   <&gcc 20>;
  clock-names = "cphy_rx_clk_src",
   "csiphy1_clk",
   "csi1phytimer_clk_src",
   "csi1phytimer_clk";
  src-clock-name = "csi1phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  clock-rates =
   <19200000 0 19200000 0>,
   <240000000 0 200000000 0>,
   <341330000 0 200000000 0>,
   <384000000 0 268800000 0>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_csiphy2: qcom,csiphy2 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v2.0.1", "qcom,csiphy";
  reg = <0x05C54000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x54000>;
  interrupts = <0 74 1>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&L18A>;
  clocks = <&gcc 53>,
   <&gcc 164>,
   <&gcc 23>,
   <&gcc 22>;
  clock-names = "cphy_rx_clk_src",
    "csiphy2_clk",
    "csi2phytimer_clk_src",
    "csi2phytimer_clk";
  src-clock-name = "csi2phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  clock-rates =
   <19200000 0 19200000 0>,
   <240000000 0 200000000 0>,
   <341330000 0 200000000 0>,
   <384000000 0 268800000 0>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_cci0: qcom,cci0 {
  cell-index = <0>;
  compatible = "qcom,cci-v1.2", "qcom,cci";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x05C1B000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x1B000>;
  interrupt-names = "cci";
  interrupts = <0 206 1>;
  status = "ok";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&gcc 160>,
   <&gcc 161>;
  clock-names = "cci_0_clk",
    "cci_0_clk_src";
  src-clock-name = "cci_0_clk_src";
  clock-cntl-level = "svs";
  clock-rates = <0 37500000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci0_active &cci1_active>;
  pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 22 0>,
   <&tlmm 23 0>,
   <&tlmm 29 0>,
   <&tlmm 30 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA0",
     "CCI_I2C_CLK0",
     "CCI_I2C_DATA1",
     "CCI_I2C_CLK1";

  i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci0: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";

  msm_cam_smmu_tfe {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x400 0x000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   label = "tfe";
   tfe_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_ope {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x820 0x000>,
    <&apps_smmu 0x840 0x000>;
   qcom,iommu-faults = "non-fatal";
   multiple-client-devices;
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   label = "ope", "ope-cdm0";
   ope_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_cpas_cdm {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x800 0x000>;
   label = "cpas-cdm0";
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   cpas_cdm_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_secure {
   compatible = "qcom,msm-cam-smmu-cb";
   label = "cam-secure";
   qcom,secure-cb;
  };

 };

 qcom,cam-cpas@5c11000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas";
  label = "cpas";
  arch-compat = "cpas_top";
  status = "ok";
  reg-names = "cam_cpas_top", "cam_camnoc";
  reg = <0x5c11000 0x1000>,
   <0x5c13000 0x4000>;
  reg-cam-base = <0x11000 0x13000>;
  cam_hw_fuse = <2 0x01B401D0 5 0 2>,
   <3 0x01B401D0 6 0 2>;
  interrupt-names = "cpas_camnoc";
  interrupts = <0 159 1>;
  camnoc-axi-min-ib-bw = <3000000000>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "gcc_camss_ahb_clk",
   "gcc_camss_top_ahb_clk",
   "gcc_camss_top_ahb_clk_src",
   "gcc_camss_axi_clk",
   "gcc_camss_axi_clk_src",
   "gcc_camss_nrt_axi_clk",
   "gcc_camss_rt_axi_clk";
  clocks =
   <&gcc 154>,
   <&gcc 54>,
   <&gcc 55>,
   <&gcc 156>,
   <&gcc 157>,
   <&gcc 32>,
   <&gcc 37>;
  src-clock-name = "gcc_camss_axi_clk_src";
  clock-rates =
   <0 0 0 0 0 0 0>,
   <0 0 80000000 0 19200000 0 0>,
   <0 0 80000000 0 150000000 0 0>,
   <0 0 80000000 0 200000000 0 0>,
   <0 0 80000000 0 300000000 0 0>,
   <0 0 80000000 0 300000000 0 0>,
   <0 0 80000000 0 300000000 0 0>;
  clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs",
   "svs_l1", "nominal", "turbo";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  control-camnoc-axi-clk;
  camnoc-bus-width = <32>;
  camnoc-axi-clk-bw-margin-perc = <20>;
  qcom,msm-bus,name = "cam_ahb";
  qcom,msm-bus,num-cases = <7>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1
   589 0 0>,
   <1
   589 0 133333>,
   <1
   589 0 133333>,
   <1
   589 0 150000>,
   <1
   589 0 150000>,
   <1
   589 0 300000>,
   <1
   589 0 300000>;
  vdd-corners = <16
   48
   64
   128
   192
   256
   320
   336
   384
   416>;
  vdd-corner-ahb-mapping = "suspend", "minsvs",
   "lowsvs", "svs", "svs_l1",
   "nominal", "nominal", "nominal",
   "turbo", "turbo";
  client-id-based;
  client-names =
   "csiphy0", "csiphy1", "csiphy2", "cci0",
   "csid0", "csid1", "csid2", "tfe0",
   "tfe1", "tfe2", "ope0", "cam-cdm-intf0",
   "cpas-cdm0", "ope-cdm0", "tpg0", "tpg1";

  camera-bus-nodes {
   level2-nodes {
    level-index = <2>;
    level2_rt0_rd_wr_sum: level2-rt0-rd-wr-sum {
     cell-index = <0>;
     node-name = "level2-rt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_hf_0";
     ib-bw-voting-needed;
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_hf_0_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <170
      512 0 0>,
      <170
      512 0 0>;
     };
    };

    level2_nrt0_rd_wr_sum: level2-nrt0-rd-wr-sum {
     cell-index = <1>;
     node-name = "level2-nrt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_sf_0";
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_sf_0_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <137
      512 0 0>,
      <137
      512 0 0>;
     };
    };
   };

   level1-nodes {
    level-index = <1>;
    camnoc-max-needed;
    level1_rt0_wr: level1-rt0-wr {
     cell-index = <2>;
     node-name = "level1-rt0-wr";
     parent-node = <&level2_rt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level1_nrt0_rd_wr: level1-nrt0-rd-wr {
     cell-index = <3>;
     node-name = "level1-nrt0-rd-wr";
     parent-node = <&level2_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };
   };

   level0-nodes {
    level-index = <0>;
    ope0_all_wr: ope0-all-wr {
     cell-index = <4>;
     node-name = "ope0-all-wr";
     client-name = "ope0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(64 + 2)
      (64 + 3)
      (64 + 4)>;
     parent-node = <&level1_nrt0_rd_wr>;
    };

    ope0_all_rd: ope0-all-rd {
     cell-index = <5>;
     node-name = "ope0-all-rd";
     client-name = "ope0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     constituent-paths =
      <(64 + 0)
      (64 + 1)>;
     parent-node = <&level1_nrt0_rd_wr>;
    };

    tfe0_all_wr: tfe0-all-wr {
     cell-index = <6>;
     node-name = "tfe0-all-wr";
     client-name = "tfe0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(0 + 4)
      (0 + 5)
      (0 + 6)
      (0 + 7)
      (0 + 1)
      (0 + 2)
      (0 + 3)>;
     parent-node = <&level1_rt0_wr>;
    };

    tfe1_all_wr: tfe1-all-wr {
     cell-index = <7>;
     node-name = "tfe1-all-wr";
     client-name = "tfe1";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(0 + 4)
      (0 + 5)
      (0 + 6)
      (0 + 7)
      (0 + 1)
      (0 + 2)
      (0 + 3)>;
     parent-node = <&level1_rt0_wr>;
    };

    tfe2_all_wr: tfe2-all-wr {
     cell-index = <8>;
     node-name = "tfe2-all-wr";
     client-name = "tfe2";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(0 + 4)
      (0 + 5)
      (0 + 6)
      (0 + 7)
      (0 + 1)
      (0 + 2)
      (0 + 3)>;
     parent-node = <&level1_rt0_wr>;
    };

    cpas_cdm0_all_rd: cpas-cdm0-all-rd {
     cell-index = <9>;
     node-name = "cpas-cdm0-all-rd";
     client-name = "cpas-cdm0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd_wr>;
    };

    ope_cdm0_all_rd: ope-cdm0-all-rd {
     cell-index = <10>;
     node-name = "ope-cdm0-all-rd";
     client-name = "ope-cdm0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd_wr>;
    };
   };
  };
 };

 qcom,cam-cdm-intf {
  compatible = "qcom,cam-cdm-intf";
  cell-index = <0>;
  label = "cam-cdm-intf";
  num-hw-cdm = <2>;
  cdm-client-names = "vfe";
  status = "ok";
 };

 cam_cpas_cdm: qcom,cpas-cdm0@5c23000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas-cdm2_0";
  label = "cpas-cdm";
  reg = <0x5c23000 0x400>;
  reg-names = "cpas-cdm0";
  reg-cam-base = <0x23000>;
  interrupts = <0 207 1>;
  interrupt-names = "cpas-cdm0";
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names = "cam_cc_cpas_top_ahb_clk";
  clocks = <&gcc 54>;
  clock-rates = <0>;
  clock-cntl-level = "svs";
  cdm-client-names = "tfe0", "tfe1", "tfe2";
  config-fifo;
  fifo-depths = <64 64 64 64>;
  status = "ok";
 };

 cam_ope_cdm: qcom,ope-cdm0@5c42000 {
  cell-index = <0>;
  compatible = "qcom,cam-ope-cdm2_0";
  label = "ope-cdm";
  reg = <0x5c42000 0x400>;
  reg-names = "ope-cdm0";
  reg-cam-base = <0x42000>;
  interrupts = <0 208 1>;
  interrupt-names = "ope-cdm0";
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "ope_ahb_clk",
   "ope_clk_src",
   "ope_clk";
  clocks =
   <&gcc 33>,
   <&gcc 36>,
   <&gcc 35>;
  clock-rates = <0 0 0>,
   <0 0 0>,
   <0 0 0>,
   <0 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  cdm-client-names = "ope";
  config-fifo;
  fifo-depths = <64 64 64 64>;
  status = "ok";
 };

 qcom,cam-isp {
  compatible = "qcom,cam-isp";
  arch-compat = "tfe";
  status = "ok";
 };

 cam_tfe_csid0: qcom,tfe_csid0@5c6e000 {
  cell-index = <0>;
  compatible = "qcom,csid530";
  reg-names = "csid", "top", "camnoc";
  reg = <0x5c6e000 0x5000>,
    <0x5c11000 0x1000>,
    <0x5c13000 0x4000>;
  reg-cam-base = <0x6e000 0x11000 0x13000>;
  interrupt-names = "csid0";
  interrupts = <0 210 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "tfe_csid_clk_src",
   "tfe_csid_clk",
   "cphy_rx_clk_src",
   "tfe_cphy_rx_clk",
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 42>,
   <&gcc 41>,
   <&gcc 53>,
   <&gcc 40>,
   <&gcc 39>,
   <&gcc 38>;
  clock-rates =
   <240000000 0 240000000 0 256000000 0>,
   <384000000 0 341333333 0 460800000 0>,
   <426400000 0 384000000 0 576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_csid_clk_src";
  clock-control-debugfs = "true";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_tfe0: qcom,tfe0@5c6e000 {
  cell-index = <0>;
  compatible = "qcom,tfe530";
  reg-names = "tfe0";
  reg = <0x5c6e000 0x5000>;
  reg-cam-base = <0x6e000>;
  interrupt-names = "tfe0";
  interrupts = <0 211 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 39>,
   <&gcc 38>;
  clock-rates =
   <256000000 0>,
   <460800000 0>,
   <576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_clk_src";
  clock-control-debugfs = "true";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_tfe_csid1: qcom,tfe_csid1@5c75000 {
  cell-index = <1>;
  compatible = "qcom,csid530";
  reg-names = "csid", "top", "camnoc";
  reg = <0x5c75000 0x5000>,
    <0x5c11000 0x1000>,
    <0x5c13000 0x4000>;
  reg-cam-base = <0x75000 0x11000 0x13000>;
  interrupt-names = "csid1";
  interrupts = <0 212 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "tfe_csid_clk_src",
   "tfe_csid_clk",
   "cphy_rx_clk_src",
   "tfe_cphy_rx_clk",
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 47>,
   <&gcc 46>,
   <&gcc 53>,
   <&gcc 45>,
   <&gcc 44>,
   <&gcc 43>;
  clock-rates =
   <240000000 0 240000000 0 256000000 0>,
   <384000000 0 341333333 0 460800000 0>,
   <426400000 0 384000000 0 576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_csid_clk_src";
  clock-control-debugfs = "true";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_tfe1: qcom,tfe1@5c75000 {
  cell-index = <1>;
  compatible = "qcom,tfe530";
  reg-names = "tfe1";
  reg = <0x5c75000 0x5000>;
  reg-cam-base = <0x75000>;
  interrupt-names = "tfe1";
  interrupts = <0 213 0>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 44>,
   <&gcc 43>;
  clock-rates =
   <256000000 0>,
   <460800000 0>,
   <576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_clk_src";
  clock-control-debugfs = "true";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_tfe_csid2: qcom,tfe_csid2@5c7c000 {
  cell-index = <2>;
  compatible = "qcom,csid530";
  reg-names = "csid", "top", "camnoc";
  reg = <0x5c7c000 0x5000>,
    <0x5c11000 0x1000>,
    <0x5c13000 0x4000>;
  reg-cam-base = <0x7c000 0x11000 0x13000>;
  interrupt-names = "csid2";
  interrupts = <0 77 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "tfe_csid_clk_src",
   "tfe_csid_clk",
   "cphy_rx_clk_src",
   "tfe_cphy_rx_clk",
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 52>,
   <&gcc 51>,
   <&gcc 53>,
   <&gcc 50>,
   <&gcc 49>,
   <&gcc 48>;
  clock-rates =
   <240000000 0 240000000 0 256000000 0>,
   <384000000 0 341333333 0 460800000 0>,
   <426400000 0 384000000 0 576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_csid_clk_src";
  clock-control-debugfs = "true";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_tfe2: qcom,tfe2@5c7c000 {
  cell-index = <2>;
  compatible = "qcom,tfe530";
  reg-names = "tfe2";
  reg = <0x5c7c000 0x5000>;
  reg-cam-base = <0x7c000>;
  interrupt-names = "tfe2";
  interrupts = <0 78 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 49>,
   <&gcc 48>;
  clock-rates =
   <256000000 0>,
   <460800000 0>,
   <576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_clk_src";
  clock-control-debugfs = "true";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };

 cam_tfe_tpg0: qcom,tpg0@5c66000 {
  cell-index = <0>;
  compatible = "qcom,tpgv1";
  reg-names = "tpg0", "top";
  reg = <0x5c66000 0x400>,
    <0x5c11000 0x1000>;
  reg-cam-base = <0x66000 0x11000>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "cphy_rx_clk_src",
   "tfe_0_cphy_rx_clk",
   "gcc_camss_cphy_0_clk";
  clocks =
   <&gcc 53>,
   <&gcc 40>,
   <&gcc 162>;
  clock-rates =
   <240000000 0 0>,
   <341333333 0 0>,
   <384000000 0 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "cphy_rx_clk_src";
  clock-control-debugfs = "false";
  status = "ok";
 };

 cam_tfe_tpg1: qcom,tpg0@5c68000 {
  cell-index = <1>;
  compatible = "qcom,tpgv1";
  reg-names = "tpg0", "top";
  reg = <0x5c68000 0x400>,
    <0x5c11000 0x1000>;
  reg-cam-base = <0x68000 0x11000>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "cphy_rx_clk_src",
   "tfe_1_cphy_rx_clk",
   "gcc_camss_cphy_1_clk";
  clocks =
   <&gcc 53>,
   <&gcc 45>,
   <&gcc 163>;
  clock-rates =
   <240000000 0 0>,
   <341333333 0 0>,
   <384000000 0 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "cphy_rx_clk_src";
  clock-control-debugfs = "false";
  status = "ok";
 };

 qcom,cam-ope {
  compatible = "qcom,cam-ope";
  compat-hw-name = "qcom,ope";
  num-ope = <1>;
  status = "ok";
 };

 ope: qcom,ope@0x5c42000 {
  cell-index = <0>;
  compatible = "qcom,ope";
  reg =
   <0x5c42000 0x400>,
   <0x5c42400 0x200>,
   <0x5c42600 0x200>,
   <0x5c42800 0x4400>,
   <0x5c46c00 0x190>,
   <0x5c46d90 0x1270>;
  reg-names =
   "ope_cdm",
   "ope_top",
   "ope_qos",
   "ope_pp",
   "ope_bus_rd",
   "ope_bus_wr";
  reg-cam-base = <0x42000 0x42400 0x42600 0x42800 0x46c00 0x46d90>;
  interrupts = <0 209 1>;
  interrupt-names = "ope";
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "ope_ahb_clk",
   "ope_clk_src",
   "ope_clk";
  clocks =
   <&gcc 33>,
   <&gcc 36>,
   <&gcc 35>;
  clock-rates =
   <171428571 200000000 0>,
   <171428571 266600000 0>,
   <240000000 465000000 0>,
   <240000000 580000000 0>;
  clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
  src-clock-name = "ope_clk_src";
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  status = "ok";
 };
};
# 3030 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-rdbg.dtsi" 1
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };

 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 3031 "../arch/arm64/boot/dts/vendor/qcom/bengal.dtsi" 2
# 4 "../arch/arm64/boot/dts/vendor/qcom/bengal.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. Bengal SoC";
 compatible = "qcom,bengal";
 qcom,board-id = <0 0>;
};
