INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/bitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P1/project_5_P1.srcs/sources_1/new/fourBitAddSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitAddSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.srcs/sim_1/new/ALU_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P3/project_5_P3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
