/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Qualcomm Technologies, Inc. SA6155P SoC";
	compatible = "qcom,sa6155p";
	qcom,msm-name = "SA6155P";
	qcom,msm-id = <0x179 0x0>;
	interrupt-parent = <0x1>;
	qcom,board-id = <0x0 0x0>;

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			cache-size = <0x8000>;
			next-level-cache = <0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x4>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-size = <0x100000>;
					cache-level = <0x3>;
					phandle = <0x6>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x38>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x40>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4c>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			cache-size = <0x8000>;
			next-level-cache = <0x7>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x39>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x41>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4d>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			cache-size = <0x8000>;
			next-level-cache = <0x8>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x42>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4e>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			cache-size = <0x8000>;
			next-level-cache = <0x9>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x43>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4f>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			cache-size = <0x8000>;
			next-level-cache = <0xa>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xa>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3c>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x44>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x50>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			cache-size = <0x8000>;
			next-level-cache = <0xb>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x45>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x51>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0xc 0xd>;
			cache-size = <0x10000>;
			next-level-cache = <0xe>;
			qcom,lmh-dcvs = <0xf>;
			#cooling-cells = <0x2>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x48000>;
				phandle = <0xe>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x3e>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x46>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x48>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x4a>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x52>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0xc 0xd>;
			cache-size = <0x10000>;
			next-level-cache = <0x10>;
			qcom,lmh-dcvs = <0xf>;
			#cooling-cells = <0x2>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x48000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x3f>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x47>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x49>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x4b>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x53>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				core4 {
					cpu = <0x15>;
				};

				core5 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x287>;

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x1 0x9 0x4>;
			interrupt-parent = <0x19>;
			phandle = <0x19>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,pdc-sm6150";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x3>;
			interrupt-parent = <0x19>;
			interrupt-controller;
			phandle = <0x1>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x288>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@0x17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@0x17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		clocks {

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x1>;
				phandle = <0x289>;
			};
		};

		qcom,rpmhclk {
			compatible = "qcom,rpmh-clk-sm6150";
			mboxes = <0x1a 0x0>;
			mbox-names = "apps";
			#clock-cells = <0x1>;
			phandle = <0x36>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x1>;
			mboxes = <0x1b 0x0>;
			mbox-names = "qdss_clk";
			phandle = <0x56>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,gcc-sm6150", "syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			vdd_cx_ao-supply = <0x1d>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x2f>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,videocc-sm6150", "syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x30>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,camcc-sm6150", "syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			vdd_mx-supply = <0x1c>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x1e>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x1f>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x20>;
			qcom,cam_cc_cci_clk_src-opp-handle = <0x21>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x22>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x23>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x24>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x25>;
			qcom,cam_cc_ife_lite_csid_clk_src-opp-handle = <0x26>;
			qcom,cam_cc_ife_lite_clk_src-opp-handle = <0x27>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x28>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x29>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x2a>;
			phandle = <0x31>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,dispcc-sm6150", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x32>;
		};

		qcom,gpupcc@5090000 {
			compatible = "qcom,gpucc-sm6150", "syscon";
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			vdd_mx-supply = <0x1c>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x2b>;
			phandle = <0x33>;
		};

		qcom,scc@62b10000 {
			compatible = "qcom,scc-sm6150";
			reg = <0x62b10000 0x30000>;
			vdd_scc_cx-supply = <0x1c>;
			#clock-cells = <0x1>;
			status = "ok";
			phandle = <0xcb>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x4>;
			phandle = <0x34>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x35>;
		};

		qcom,cpucc@18321000 {
			compatible = "qcom,clk-cpu-osm-sm6150";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base";
			l3-devs = <0x2c 0x2d 0x2e 0x2b>;
			#clock-cells = <0x1>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x9c>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				qcom,affinity = <0x0>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x0>;
				phandle = <0x5>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				qcom,affinity = <0x1>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x0>;
				phandle = <0xf>;
			};
		};

		qcom,cc-debug {
			compatible = "qcom,debugcc-sm6150";
			qcom,gcc = <0x2f>;
			qcom,videocc = <0x30>;
			qcom,camcc = <0x31>;
			qcom,dispcc = <0x32>;
			qcom,gpucc = <0x33>;
			qcom,cpucc = <0x34>;
			qcom,mccc = <0x35>;
			clock-names = "cxo";
			clocks = <0x36 0x0>;
			#clock-cells = <0x1>;
			phandle = <0x28a>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x28b>;
		};

		dsu_pmu@0 {
			compatible = "arm,dsu-pmu";
			interrupts = <0x0 0x32 0x4>;
			cpus = <0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x0 0x146aa000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			wt_reset_reason_addr@fe4 {
				compatible = "qcom,msm-imem-wt_reset_reason_addr";
				reg = <0xfe4 0x4>;
			};

			tz_reset_reason_addr@7a4 {
				compatible = "qcom,msm-imem-tz_reset_reason_addr";
				reg = <0x7a4 0x4>;
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0xf4 0x0 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x0 0x0 0xfb 0x0>;
			qcom,ev-factor = <0x2>;
			qcom,max-num-gpii = <0x8>;
			qcom,gpii-mask = <0xf>;
			iommus = <0x37 0xd6 0x0>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			status = "ok";
			phandle = <0xa9>;
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0x117 0x0 0x0 0x118 0x0 0x0 0x119 0x0 0x0 0x11a 0x0 0x0 0x11b 0x0 0x0 0x11c 0x0 0x0 0x125 0x0 0x0 0x126 0x0>;
			qcom,ev-factor = <0x2>;
			qcom,max-num-gpii = <0x8>;
			qcom,gpii-mask = <0xf>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			iommus = <0x37 0x376 0x0>;
			status = "ok";
			phandle = <0xb8>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1b 0x0>;
			mbox-names = "aop";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x0 0x0 0x1 0x0>;
			qcom,bark-time = <0x3a98>;
			qcom,pet-time = <0x1f40>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x10100 0x10100 0x25900 0x25900>;
			phandle = <0x28c>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18060058 0x18070058>;
			qcom,config-arr = <0x18060060 0x18070060>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x1 0x6 0x4 0x0 0x23 0x4>;
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x38>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x39>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache200 {
				qcom,dump-node = <0x3a>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache300 {
				qcom,dump-node = <0x3b>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache400 {
				qcom,dump-node = <0x3c>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache500 {
				qcom,dump-node = <0x3d>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache600 {
				qcom,dump-node = <0x3e>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache700 {
				qcom,dump-node = <0x3f>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x40>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x41>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache200 {
				qcom,dump-node = <0x42>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache300 {
				qcom,dump-node = <0x43>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache400 {
				qcom,dump-node = <0x44>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache500 {
				qcom,dump-node = <0x45>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache600 {
				qcom,dump-node = <0x46>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache700 {
				qcom,dump-node = <0x47>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x48>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x49>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x4a>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0x4b>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0xe>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x4c>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x4d>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0x4e>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0x4f>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0x50>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0x51>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0x52>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0x53>;
				qcom,dump-id = <0x127>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-node = <0x54>;
				qcom,dump-id = <0x140>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x55>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x8000>;
				qcom,dump-id = <0xf0>;
			};

			etf_swao {
				qcom,dump-size = <0x8000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x0 0x5 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			phandle = <0x1a>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x0 0x81 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x0 0x1 0x1 0x1 0x2 0x2 0x3 0x0>;
			phandle = <0x175>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x1a 0x0>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x8>;
			phandle = <0x28d>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			phandle = <0x28e>;
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x0>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,sm6150-llcc {
				compatible = "qcom,sm6150-llcc";
				#cache-cells = <0x1>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0xe2>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x56 0x0>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
				interrupt-names = "ecc_irq";
				interrupts = <0x0 0x246 0x4>;
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			llcc_1_dcache {
				qcom,dump-size = <0x6c000>;
				phandle = <0x54>;
			};
		};

		sdcc1ice@7C8000 {
			compatible = "qcom,ice";
			reg = <0x7c8000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x2f 0x72 0x2f 0x71 0x2f 0x6e 0x2f 0x6f>;
			qcom,op-freq-hz = <0x11e1a300 0x0 0x0 0x0>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2f5 0x0 0x0 0x1 0x2f5 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "sdcc";
			phandle = <0x57>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000>;
			reg-names = "hc_mem", "cmdq_mem";
			interrupts = <0x0 0x281 0x0 0x0 0x284 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			sdhc-msm-crypto = <0x57>;
			qcom,bus-width = <0x8>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x1 0x25e 0x0 0x0 0x4e 0x200 0x416 0x640 0x1 0x25e 0x640 0x640 0x4e 0x200 0xcc3e 0x13880 0x1 0x25e 0x13880 0x13880 0x4e 0x200 0xff50 0x186a0 0x1 0x25e 0x186a0 0x186a0 0x4e 0x200 0x1fe9e 0x30d40 0x1 0x25e 0x208c8 0x208c8 0x4e 0x200 0x1fe9e 0x30d40 0x1 0x25e 0x249f0 0x249f0 0x4e 0x200 0x3fd3e 0x61a80 0x1 0x25e 0x493e0 0x493e0 0x4e 0x200 0x3fd3e 0x297c66 0x1 0x25e 0x493e0 0x14be33 0x4e 0x200 0x146cc2 0x3e8000 0x1 0x25e 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x2f 0x6e 0x2f 0x6f 0x2f 0x71>;
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x47868c0>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x10800 0x80040868>;
			qcom,nonremovable;
			status = "disabled";
			phandle = <0x28f>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0xcc 0x0 0x0 0xde 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x4>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0x640 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x1 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x1 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x2f 0x73 0x2f 0x74>;
			clock-names = "iface_clk", "core_clk";
			qcom,dll-hsr-list = <0x7642c 0x0 0x0 0x10800 0x80040868>;
			status = "disabled";
			phandle = <0x290>;
		};

		qseecom@86d00000 {
			compatible = "qcom,qseecom";
			reg = <0x86d00000 0x3e00000>;
			reg-names = "secapp-region";
			memory-region = <0x58>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x2>;
			phandle = <0x291>;
		};

		smcinvoke@86d00000 {
			compatible = "qcom,smcinvoke";
			reg = <0x86d00000 0x3e00000>;
			reg-names = "secapp-region";
			phandle = <0x292>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			clocks = <0x2f 0x46>;
			clock-names = "iface_clk";
			phandle = <0x293>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x2f 0x7a 0x2f 0x78 0x2f 0x79 0x2f 0x7d>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			vdd-hba-supply = <0x59>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "ufs";
			phandle = <0x5b>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xdb8>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			lanes-per-direction = <0x1>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x36 0x0 0x2f 0x78 0x2f 0x80>;
			status = "disabled";
			phandle = <0x5a>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000>;
			interrupts = <0x0 0x109 0x0>;
			phys = <0x5a>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0x5b>;
			lanes-per-direction = <0x1>;
			dev-ref-clk-freq = <0x0>;
			spm-level = <0x5>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x2f 0x7a 0x2f 0x9 0x2f 0x79 0x2f 0x85 0x2f 0x7d 0x36 0x0 0x2f 0x84 0x2f 0x83>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x0>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			pinctrl-0 = <0x5c>;
			pinctrl-1 = <0x5d>;
			resets = <0x2f 0xa>;
			reset-names = "core_reset";
			non-removable;
			status = "disabled";
			phandle = <0x294>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x37 0x106 0x11 0x37 0x116 0x11>;
			phandle = <0x295>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x296>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x37 0x104 0x11 0x37 0x114 0x11>;
			phandle = <0x297>;
		};

		tz-log@146aa720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x298>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x1e1 0x0>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x299>;

			qcom,pm6155@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x0 0x24 0x0 0x1>;
					#thermal-sensor-cells = <0x0>;
					qcom,temperature-threshold-set = <0x1>;
					phandle = <0x29a>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x0 0x8 0x0 0x0 0x0 0x8 0x1 0x0>;
					interrupt-names = "kpdpwr", "resin";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x0>;
						qcom,pull-up;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x1>;
						qcom,pull-up;
						linux,code = <0x72>;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x200>;
					#clock-cells = <0x1>;
					qcom,num-clkdivs = <0x2>;
					clock-output-names = "pm6155_1_div_clk1", "pm6155_1_div_clk2";
					clocks = <0x36 0x0>;
					clock-names = "xo";
					phandle = <0x29b>;
				};

				qcom,pm6155_1_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,qpnp-rtc-write = <0x0>;
					qcom,qpnp-rtc-alarm-pwrup = <0x0>;
					phandle = <0x29c>;

					qcom,pm6155_1_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm6155_1_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x0 0x61 0x1 0x0>;
					};
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0xc9 0x0 0x0>;
					interrupt-names = "pm6155_1_gpio1", "pm6155_1_gpio2", "pm6155_1_gpio3", "pm6155_1_gpio4", "pm6155_1_gpio5", "pm6155_1_gpio6", "pm6155_1_gpio7", "pm6155_1_gpio8", "pm6155_1_gpio9", "pm6155_1_gpio10";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x278>;
				};

				sdam@b100 {
					compatible = "qcom,spmi-sdam";
					reg = <0xb100 0x100>;
					phandle = <0x29d>;
				};
			};

			qcom,pm6155@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0x1ec 0x4>;
			reg = <0x88e0000 0x2000 0x88e4000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-clock-vote-req;
			clocks = <0x2f 0xe>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x29e>;
		};

		slim@62dc0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0x62dc0000 0x2c000 0x62d84000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0xa3 0x0 0x0 0xa4 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x7c0000>;
			qcom,ea-pc = <0x2f0>;
			status = "disabled";
			qcom,iommu-s1-bypass;
			phandle = <0x29f>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x37 0x17e6 0x0 0x37 0x17ed 0x0 0x37 0x17ee 0x1 0x37 0x17f0 0x1>;
				phandle = <0x2a0>;
			};

			msm_dai_slim {
				status = "disabled";
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
				phandle = <0x2a1>;
			};
		};

		slim@62e40000 {
			cell-index = <0x3>;
			compatible = "qcom,slim-ngd";
			reg = <0x62e40000 0x2c000 0x62e04000 0x20000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0x123 0x0 0x0 0x124 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			status = "ok";
			qcom,iommu-s1-bypass;
			phandle = <0x2a2>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x37 0x17f3 0x0>;
				phandle = <0x2a3>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x2a4>;
			};
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x5e>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x5e 0x0 0x1000>;
			#hwlock-cells = <0x1>;
			phandle = <0x60>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x5f>;
			hwlocks = <0x60 0x3>;
			phandle = <0x2a5>;
		};

		syscon@17c0000c {
			compatible = "syscon";
			reg = <0x17c0000c 0x4>;
			phandle = <0x68>;
		};

		mailbox@17c00000 {
			compatible = "qcom,sm8150-apcs-hmss-global";
			reg = <0x17c00000 0x1000>;
			#mbox-cells = <0x1>;
			phandle = <0x62>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x61>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1081 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1082 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1083 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1084 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1085 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1086 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x37 0x1089 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1723 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1724 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1725 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1726 0x0>;
				shared-cb = <0x5>;
				dma-coherent;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			modem {
				qcom,remote-pid = <0x1>;
				transport = "smem";
				mboxes = <0x62 0xc>;
				mbox-names = "mpss_smem";
				interrupts = <0x0 0x1c1 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x65>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x63 0x64>;
				};
			};

			adsp {
				qcom,remote-pid = <0x2>;
				transport = "smem";
				mboxes = <0x62 0x18>;
				mbox-names = "adsp_smem";
				interrupts = <0x0 0xaa 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x63>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x65 0x64>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x5>;
				transport = "smem";
				mboxes = <0x62 0x4>;
				mbox-names = "cdsp_smem";
				interrupts = <0x0 0x23e 0x1>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x64>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x2e>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						#cooling-cells = <0x2>;
						phandle = <0x6e>;
					};

					qcom,msm_hvx_rm {
						compatible = "qcom,msm-hvx-rm";
						#cooling-cells = <0x2>;
						phandle = <0x2a6>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x65 0x63>;
				};
			};

			wdsp {
				qcom,remote-pid = <0xa>;
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x2a7>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x1>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x2>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x1>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x1>;
			interrupts = <0x0 0x185 0x1>;
			label = "aop";
			qcom,early-boot;
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x1b>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x66 0x0>;
			interrupt-parent = <0x67>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x0 0x1c3 0x1>;
			qcom,ipc = <0x68 0x0 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x84>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x83>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x93>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x94>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x97>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x0 0xac 0x1>;
			qcom,ipc = <0x68 0x0 0x1a>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x81>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x80>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x66>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x67>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x274>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x275>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x0 0x240 0x1>;
			qcom,ipc = <0x68 0x0 0x6>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x87>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x86>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x276>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x277>;
			};
		};

		thermal-zones {
			phandle = <0x2a8>;

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				wake-capable-sensor;
				tracks-low;

				trips {

					soc-trip {
						temperature = <0xa>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2a9>;
					};
				};
			};

			aoss-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x69 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x69 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x69 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x69 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x4>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x5>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x6>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x7>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x8>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpu-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x9>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xa>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xb>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xc>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xd>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			display-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xe>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xf>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x17318>;
						hysteresis = <0x7530>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xf>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x17318>;
						hysteresis = <0x7530>;
						type = "passive";
					};
				};
			};

			gpu-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x69 0x9>;
				wake-capable-sensor;

				trips {

					gpu-trip {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x6a>;
					};

					gpu-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x6b>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x6a>;
						cooling-device = <0x2b 0xffffffff 0xffffffff>;
					};

					gpu-cx-cdev0 {
						trip = <0x6b>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					gpu-cx-cdev1 {
						trip = <0x6b>;
						cooling-device = <0x6c 0x3 0x3>;
					};

					gpu-cx-cdev2 {
						trip = <0x6b>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					gpu-cx-cdev3 {
						trip = <0x6b>;
						cooling-device = <0x6e 0x5 0x5>;
					};
				};
			};

			cpuss0-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			apc1-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			cpuss-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x69 0x1>;
				wake-capable-sensor;

				trips {

					cpu45-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6f>;
					};
				};

				cooling-maps {

					cpu4_cdev {
						trip = <0x6f>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};

					cpu5_cdev {
						trip = <0x6f>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpuss-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x69 0x2>;
				wake-capable-sensor;

				trips {

					cpu23-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x70>;
					};
				};

				cooling-maps {

					cpu2_cdev {
						trip = <0x70>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};

					cpu3_cdev {
						trip = <0x70>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpuss-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x3>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x71>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x71>;
						cooling-device = <0x11 0xfffffffe 0xfffffffe>;
					};

					cpu1_cdev {
						trip = <0x71>;
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x5>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu6-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x72>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x72>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x6>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu6-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x73>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x73>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x7>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu7-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x74>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x74>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0x8>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu7-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x75>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x75>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xa>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					q6-hvx-config {
						temperature = <0x17318>;
						hysteresis = <0x4e20>;
						type = "passive";
						phandle = <0x76>;
					};

					q6-hvx-trip1 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x78>;
					};

					q6-hvx-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x79>;
					};
				};

				cooling-maps {

					cxip-cdev {
						trip = <0x76>;
						cooling-device = <0x77 0x1 0x1>;
					};

					cdsp-cdev {
						trip = <0x78>;
						cooling-device = <0x6e 0xffffffff 0x5>;
					};

					hvx-cx-cdev0 {
						trip = <0x79>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					hvx-cx-cdev1 {
						trip = <0x79>;
						cooling-device = <0x6c 0x3 0x3>;
					};

					hvx-cx-cdev2 {
						trip = <0x79>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					hvx-cx-cdev3 {
						trip = <0x79>;
						cooling-device = <0x6e 0x5 0x5>;
					};
				};
			};

			mdm-core-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xb>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					mdm-core-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7a>;
					};
				};

				cooling-maps {

					mdm-cx-cdev0 {
						trip = <0x7a>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					mdm-cx-cdev1 {
						trip = <0x7a>;
						cooling-device = <0x6c 0x3 0x3>;
					};

					mdm-cx-cdev2 {
						trip = <0x7a>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					mdm-cx-cdev3 {
						trip = <0x7a>;
						cooling-device = <0x6e 0x5 0x5>;
					};
				};
			};

			camera-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xc>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					camera-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7b>;
					};
				};

				cooling-maps {

					camera-cx-cdev0 {
						trip = <0x7b>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					camera-cx-cdev1 {
						trip = <0x7b>;
						cooling-device = <0x6c 0x3 0x3>;
					};

					camera-cx-cdev2 {
						trip = <0x7b>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					camera-cx-cdev3 {
						trip = <0x7b>;
						cooling-device = <0x6e 0x5 0x5>;
					};
				};
			};

			wlan-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xd>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					wlan-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7c>;
					};
				};

				cooling-maps {

					wlan-cx-cdev0 {
						trip = <0x7c>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					wlan-cx-cdev1 {
						trip = <0x7c>;
						cooling-device = <0x6c 0x3 0x3>;
					};

					wlan-cx-cdev2 {
						trip = <0x7c>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					wlan-cx-cdev3 {
						trip = <0x7c>;
						cooling-device = <0x6e 0x5 0x5>;
					};
				};
			};

			display-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xe>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					display-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7d>;
					};
				};

				cooling-maps {

					display-cx-cdev0 {
						trip = <0x7d>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					display-cx-cdev1 {
						trip = <0x7d>;
						cooling-device = <0x6c 0x3 0x3>;
					};

					display-cx-cdev2 {
						trip = <0x7d>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					display-cx-cdev3 {
						trip = <0x7d>;
						cooling-device = <0x6e 0x5 0x5>;
					};
				};
			};

			video-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x69 0xf>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					video-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7e>;
					};
				};

				cooling-maps {

					video-cx-cdev0 {
						trip = <0x7e>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					video-cx-cdev1 {
						trip = <0x7e>;
						cooling-device = <0x6c 0x3 0x3>;
					};

					video-cx-cdev2 {
						trip = <0x7e>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					video-cx-cdev3 {
						trip = <0x7e>;
						cooling-device = <0x6e 0x5 0x5>;
					};
				};
			};
		};

		tsens@c222000 {
			compatible = "qcom,sm6150-tsens";
			reg = <0xc222000 0x8 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x1fa 0x0 0x0 0x1fc 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0x69>;
		};

		qcom,lpass@62400000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x62400000 0x100>;
			vdd_cx-supply = <0x1c>;
			qcom,vdd_cx-uV-uA = <0x181 0x0>;
			qcom,proxy-reg-names = "vdd_cx";
			clocks = <0x36 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x1>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x7f>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0xa2 0x1 0x80 0x0 0x0 0x80 0x2 0x0 0x80 0x1 0x0 0x80 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x81 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1b 0x0>;
			mbox-names = "adsp-pil";
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x36 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x1c>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x82>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x4>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,minidump-id = <0x3>;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0x10a 0x1 0x83 0x0 0x0 0x83 0x2 0x0 0x83 0x1 0x0 0x83 0x3 0x0 0x83 0x7 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,smem-states = <0x84 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1b 0x0>;
			mbox-names = "mss-pil";
			phandle = <0x2aa>;
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x1c>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			clocks = <0x36 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x7>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x85>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0x242 0x1 0x86 0x0 0x0 0x86 0x2 0x0 0x86 0x1 0x0 0x86 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x87 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1b 0x0>;
			mbox-names = "cdsp-pil";
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x88>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x30 0x9 0x30 0x6 0x30 0x8>;
			clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,pas-id = <0x9>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x89>;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		snfuse@0x786134 {
			compatible = "qcom,sn-fuse";
			reg = <0x786134 0x4>;
			reg-names = "sn-base";
			phandle = <0x2ab>;
		};

		secbootfuse@0x780360 {
			compatible = "qcom,sec-boot-fuse";
			reg = <0x780360 0x4>;
			reg-names = "sec-boot-base";
			phandle = <0x2ac>;
		};

		qcom,board_id {
			compatible = "qcom,board_id";
			board_id0_read = <0x8a 0x75 0x0>;
			board_id1_read = <0x8a 0x71 0x0>;
			board_id2_read = <0x8a 0x72 0x0>;
			pinctrl-names = "id0_read", "id1_read", "id2_read", "id0_release", "id1_release", "id2_release";
			pinctrl-0 = <0x8b>;
			pinctrl-1 = <0x8c>;
			pinctrl-2 = <0x8d>;
			pinctrl-3 = <0x8e>;
			pinctrl-4 = <0x8f>;
			pinctrl-5 = <0x90>;
			status = "ok";
		};

		qcom,sim_slot_detect {
			compatible = "qcom,sim_slot_detect";
			sim_slot_gpio = <0x8a 0x9 0x0>;
			pinctrl-names = "pins_default_sim", "pins_cfg_sim";
			pinctrl-0 = <0x91>;
			pinctrl-1 = <0x92>;
			status = "ok";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x0 0x137 0x0 0x0 0x1b0 0x0>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,ipa-fltrt-not-hashable;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,ipa-endp-delay-wa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x4>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x1 0x2a4 0x13880 0x1e 0x8f 0x309 0x0 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x1 0x2a4 0x13880 0x1ad42 0x8f 0x309 0x0 0x6d 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x1 0x2a4 0x324b0 0x78000 0x8f 0x309 0x0 0x1eb 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x1 0x2a4 0x324b0 0x78000 0x8f 0x309 0x0 0x1eb>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x2ad>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x93 0x0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x94 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1520 0x0>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
			phandle = <0x2ae>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1521 0x0>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x2af>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1522 0x0>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x2b0>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xf>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x95>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			iommus = <0x37 0x1640 0x1>;
			interrupts = <0x0 0x19e 0x0 0x0 0x19f 0x0 0x0 0x1a0 0x0 0x0 0x1a1 0x0 0x0 0x1a2 0x0 0x0 0x1a3 0x0 0x0 0x1a4 0x0 0x0 0x1a5 0x0 0x0 0x1a6 0x0 0x0 0x1a7 0x0 0x0 0x1a8 0x0 0x0 0x1a9 0x0>;
			qcom,smmu-s1-bypass;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0x96>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			phandle = <0x2b1>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x97 0x0 0x0 0x97 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x2b2>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x98>;

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x98>;
			phandle = <0x99>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x99>;
			qcom,count-unit = <0x10000>;
			phandle = <0x2b3>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9a>;

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
			phandle = <0x9b>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0x51 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9b>;
			qcom,count-unit = <0x10000>;
			phandle = <0x2b4>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xdd>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x9c 0x3>;
			governor = "powersave";
			phandle = <0x2e>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x9c 0x0>;
			governor = "performance";
			phandle = <0x2c>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x2c>;
			qcom,cachemiss-ev = <0x17>;
			qcom,stall-cycle-ev = <0xe7>;
			qcom,core-dev-table = <0x8ca00 0x11e1a300 0xf8700 0x21301800 0x12753c 0x3010b000 0x172500 0x38137800 0x1b8a00 0x5140c800>;
			phandle = <0x2b5>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x9c 0x1>;
			governor = "performance";
			phandle = <0x2d>;
		};

		qcom,cpu6-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x2d>;
			qcom,cachemiss-ev = <0x17>;
			qcom,stall-cycle-ev = <0x15e>;
			qcom,core-dev-table = <0xf8700 0x21301800 0x127500 0x3010b000 0x172500 0x38137800 0x1a1300 0x48190800 0x21b100 0x5140c800>;
			phandle = <0x2b6>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x98>;
			phandle = <0x9d>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x9d>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,stall-cycle-ev = <0xe7>;
			qcom,core-dev-table = <0xb69e0 0x8f0 0x127500 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
			phandle = <0x2b7>;
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x98>;
			phandle = <0x9e>;
		};

		qcom,cpu6-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x9e>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,stall-cycle-ev = <0x15e>;
			qcom,core-dev-table = <0xbb800 0x11e1 0xf8700 0x1bc6 0x127500 0x23c3 0x1a1300 0x300a 0x21b100 0x379c>;
			phandle = <0x2b8>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
			phandle = <0x9f>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x9f>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,stall-cycle-ev = <0xe7>;
			qcom,core-dev-table = <0xb69e0 0x478 0xf8700 0x6b8 0x127500 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
			phandle = <0x2b9>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
			phandle = <0xa0>;
		};

		qcom,cpu6-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xa0>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,stall-cycle-ev = <0x15e>;
			qcom,core-dev-table = <0xbb800 0x6b8 0xf8700 0x826 0x127500 0xf27 0x1a1300 0x172b 0x21b100 0x1ae1>;
			phandle = <0x2ba>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
			phandle = <0xa1>;
		};

		qcom,cpu0-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xa1>;
			qcom,core-dev-table = <0xb6d00 0x478 0x127500 0x6b8 0x185100 0x826 0x1b8a00 0xb71>;
			phandle = <0x2bb>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9a>;
			phandle = <0xa2>;
		};

		qcom,cpu6-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xa2>;
			qcom,core-dev-table = <0xf8700 0x478 0x127500 0x826 0x172500 0xb71 0x1a1300 0xf27 0x21b100 0x1ae1>;
			phandle = <0x2bc>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
			phandle = <0x2bd>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xa3>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0xa3>;
			phandle = <0x2be>;
		};

		cx_ipeak@01fed000 {
			compatible = "qcom,cx-ipeak-v1";
			reg = <0x1fed000 0x28>;
			phandle = <0xe1>;
		};

		demux {
			compatible = "qcom,demux";
		};

		pinctrl@03000000 {
			compatible = "qcom,sm6150-pinctrl";
			reg = <0x3000000 0xdc2000 0x17c000f0 0x60>;
			reg-names = "pinctrl", "spi_cfg";
			interrupts = <0x0 0xd0 0x0>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x8a>;

			ufs_dev_reset_assert {
				phandle = <0x5c>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x5d>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
				};
			};

			qupv3_se0_2uart_pins {
				phandle = <0x2bf>;

				qupv3_se0_2uart_active {
					phandle = <0xa6>;

					mux {
						pins = "gpio16", "gpio17";
						function = "qup00";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se0_2uart_sleep {
					phandle = <0xa7>;

					mux {
						pins = "gpio16", "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x2c0>;

				qupv3_se1_i2c_active {
					phandle = <0xaa>;

					mux {
						pins = "gpio4", "gpio5";
						function = "qup01";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xab>;

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-no-pull;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x2c1>;

				qupv3_se2_i2c_active {
					phandle = <0xac>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup02";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xaf>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x2c2>;

				qupv3_se2_spi_active {
					phandle = <0xb6>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup02";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xb7>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			fpc_reset_int {

				reset_low {
					phandle = <0x2c3>;

					mux {
						pins = "gpio101";
						function = "fpc_reset_gpio_low";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};

				reset_high {
					phandle = <0x2c4>;

					mux {
						pins = "gpio101";
						function = "fpc_reset_gpio_high";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x2>;
						bias-disable;
						output-high;
					};
				};

				int_low {
					phandle = <0x2c5>;

					mux {
						pins = "gpio93";
					};

					config {
						pins = "gpio93";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x2c6>;

				qupv3_se3_i2c_active {
					phandle = <0xb4>;

					mux {
						pins = "gpio18", "gpio19";
						function = "qup03";
					};

					config {
						pins = "gpio18", "gpio19";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xb5>;

					mux {
						pins = "gpio18", "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18", "gpio19";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x2c7>;

				qupv3_se4_i2c_active {
					phandle = <0xb9>;

					mux {
						pins = "gpio20", "gpio21";
						function = "qup10";
					};

					config {
						pins = "gpio20", "gpio21";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0xba>;

					mux {
						pins = "gpio20", "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20", "gpio21";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x2c8>;

				qupv3_se4_spi_active {
					phandle = <0xc2>;

					mux {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						function = "qup10";
					};

					config {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0xc3>;

					mux {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x2c9>;

				qupv3_se5_i2c_active {
					phandle = <0xbc>;

					mux {
						pins = "gpio14", "gpio15";
						function = "qup11";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xbd>;

					mux {
						pins = "gpio14", "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x2ca>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x2cb>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x2cc>;

					mux {
						pins = "gpio84", "gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio84", "gpio85";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x2cd>;

					mux {
						pins = "gpio84", "gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio84", "gpio85";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x2ce>;

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x2cf>;

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x2d0>;

				qupv3_se6_i2c_active {
					phandle = <0xbe>;

					mux {
						pins = "gpio6", "gpio7";
						function = "qup12";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xbf>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			wingtech_board_id0 {
				phandle = <0x2d1>;

				wingtech_read_board_id0 {
					phandle = <0x8b>;

					mux {
						pins = "gpio117";
						function = "gpio";
					};

					config {
						pins = "gpio117";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};

				wingtech_release_board_id0 {
					phandle = <0x8e>;

					mux {
						pins = "gpio117";
						function = "gpio";
					};

					config {
						pins = "gpio117";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			wingtech_board_id1 {
				phandle = <0x2d2>;

				wingtech_read_board_id1 {
					phandle = <0x8c>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};

				wingtech_release_board_id1 {
					phandle = <0x8f>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			wingtech_board_id2 {
				phandle = <0x2d3>;

				wingtech_read_board_id2 {
					phandle = <0x8d>;

					mux {
						pins = "gpio114";
						function = "gpio";
					};

					config {
						pins = "gpio114";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};

				wingtech_release_board_id2 {
					phandle = <0x90>;

					mux {
						pins = "gpio114";
						function = "gpio";
					};

					config {
						pins = "gpio114";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			wingtech_sim_slot_pins {
				phandle = <0x2d4>;

				wingtech_sim_slot_gpio {
					phandle = <0x91>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};

				wingtech_sim_slot_gpio_release {
					phandle = <0x92>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x2d5>;

				qupv3_se6_spi_active {
					phandle = <0xc4>;

					mux {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						function = "qup12";
					};

					config {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xc5>;

					mux {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x2d6>;

				qupv3_se7_i2c_active {
					phandle = <0xc0>;

					mux {
						pins = "gpio10", "gpio11";
						function = "qup13";
					};

					config {
						pins = "gpio10", "gpio11";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0xc1>;

					mux {
						pins = "gpio10", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio10", "gpio11";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x2d7>;

				qupv3_se7_spi_active {
					phandle = <0xc6>;

					mux {
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
						function = "qup13";
					};

					config {
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0xc7>;

					mux {
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se7_4uart_pins {
				phandle = <0x2d8>;

				qupv3_se7_ctsrx {
					phandle = <0xc8>;

					mux {
						pins = "gpio10", "gpio13";
						function = "qup13";
					};

					config {
						pins = "gpio10", "gpio13";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_rts {
					phandle = <0xc9>;

					mux {
						pins = "gpio11";
						function = "qup13";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se7_tx {
					phandle = <0xca>;

					mux {
						pins = "gpio12";
						function = "qup13";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			pmx_sde {
				phandle = <0x2d9>;

				sde_dsi_active {
					phandle = <0x2da>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x8>;
						bias-disable = <0x0>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x2db>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			fsa_usbc_ana_en_n@114 {

				fsa_usbc_ana_en {
					phandle = <0x2dc>;

					mux {
						pins = "gpio114";
						function = "gpio";
					};

					config {
						pins = "gpio114";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x2dd>;

					mux {
						pins = "gpio90";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x2de>;

					mux {
						pins = "gpio90";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x2df>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x2e0>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			sde_dp_switch_active {
				phandle = <0x2e1>;

				mux {
					pins = "gpio49";
					function = "gpio";
				};

				config {
					pins = "gpio49";
					bias-pull-up;
					output-high;
					drive-strength = <0x2>;
				};
			};

			sde_dp_switch_suspend {
				phandle = <0x271>;

				mux {
					pins = "gpio49";
					function = "gpio";
				};

				config {
					pins = "gpio49";
					bias-pull-down;
					output-low;
					drive-strength = <0x2>;
				};
			};

			sde_dp_connector_enable {
				phandle = <0x270>;

				mux {
					pins = "gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio44";
					bias-pull-up;
					output-high;
					drive-strength = <0x2>;
				};
			};

			sde_dp_hotplug_ctrl {
				phandle = <0x273>;

				mux {
					pins = "gpio103";
					function = "debug_hot";
				};

				config {
					pins = "gpio103";
					bias-disable;
					input-enable;
					drive-strength = <0x2>;
				};
			};

			sde_dp_hotplug_tlmm {
				phandle = <0x272>;

				mux {
					pins = "gpio103";
					function = "gpio";
				};

				config {
					pins = "gpio103";
					bias-disable;
					input-enable;
					drive-strength = <0x2>;
				};
			};

			sdc1_clk_on {
				phandle = <0x2e2>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x2e3>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x2e4>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x2e5>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x1>;
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_data_on {
				phandle = <0x2e6>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_data_off {
				phandle = <0x2e7>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x2e8>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x2e9>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x2ea>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x2eb>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x2ec>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x2ed>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_data_on {
				phandle = <0x2ee>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_off {
				phandle = <0x2ef>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cd_on {
				phandle = <0x2f0>;

				mux {
					pins = "gpio99";
					function = "gpio";
				};

				config {
					pins = "gpio99";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x2f1>;

				mux {
					pins = "gpio99";
					function = "gpio";
				};

				config {
					pins = "gpio99";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			wsa_swr_clk_pin {

				wsa_swr_clk_sleep {
					phandle = <0x2f2>;

					mux {
						pins = "gpio111";
						function = "WSA_CLK";
					};

					config {
						pins = "gpio111";
						drive-strength = <0x2>;
						bias-bus-hold;
					};
				};

				wsa_swr_clk_active {
					phandle = <0x2f3>;

					mux {
						pins = "gpio111";
						function = "WSA_CLK";
					};

					config {
						pins = "gpio111";
						drive-strength = <0x2>;
						bias-bus-hold;
					};
				};
			};

			wsa_swr_data_pin {

				wsa_swr_data_sleep {
					phandle = <0x2f4>;

					mux {
						pins = "gpio110";
						function = "WSA_DATA";
					};

					config {
						pins = "gpio110";
						drive-strength = <0x4>;
						bias-bus-hold;
					};
				};

				wsa_swr_data_active {
					phandle = <0x2f5>;

					mux {
						pins = "gpio110";
						function = "WSA_DATA";
					};

					config {
						pins = "gpio110";
						drive-strength = <0x4>;
						bias-bus-hold;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x2f6>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x2f7>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x2f8>;

					mux {
						pins = "gpio109";
						function = "gpio";
					};

					config {
						pins = "gpio109";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x2f9>;

					mux {
						pins = "gpio109";
						function = "gpio";
					};

					config {
						pins = "gpio109";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x2fa>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			ter_i2s_sck_ws {

				ter_i2s_sck_sleep {
					phandle = <0x2fb>;

					mux {
						pins = "gpio115", "gpio116";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio115", "gpio116";
						drive-strength = <0x2>;
					};
				};

				ter_i2s_sck_active {
					phandle = <0x2fc>;

					mux {
						pins = "gpio115", "gpio116";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio115", "gpio116";
						drive-strength = <0x8>;
						input-enable;
					};
				};
			};

			ter_i2s_data0 {

				ter_i2s_data0_sleep {
					phandle = <0x2fd>;

					mux {
						pins = "gpio117";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio117";
						drive-strength = <0x2>;
					};
				};

				ter_i2s_data0_active {
					phandle = <0x2fe>;

					mux {
						pins = "gpio117";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio117";
						drive-strength = <0x8>;
						input-enable;
					};
				};
			};

			ter_i2s_data1 {

				ter_i2s_data1_sleep {
					phandle = <0x2ff>;

					mux {
						pins = "gpio118";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x2>;
					};
				};

				ter_i2s_data1_active {
					phandle = <0x300>;

					mux {
						pins = "gpio118";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x8>;
						output-high;
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x283>;

					mux {
						pins = "gpio90";
						function = "pcie_clk";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				pcie0_perst_default {
					phandle = <0x284>;

					mux {
						pins = "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pcie0_wake_default {
					phandle = <0x285>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x301>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x302>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x303>;

					mux {
						pins = "gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio88";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x304>;

					mux {
						pins = "gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio88";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x305>;

					mux {
						pins = "gpio89", "gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio89", "gpio88";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			cci0_active {
				phandle = <0xed>;

				mux {
					pins = "gpio32", "gpio33";
					function = "cci_i2c";
				};

				config {
					pins = "gpio32", "gpio33";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci0_suspend {
				phandle = <0xef>;

				mux {
					pins = "gpio32", "gpio33";
					function = "cci_i2c";
				};

				config {
					pins = "gpio32", "gpio33";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci1_active {
				phandle = <0xee>;

				mux {
					pins = "gpio34", "gpio35";
					function = "cci_i2c";
				};

				config {
					pins = "gpio34", "gpio35";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci1_suspend {
				phandle = <0xf0>;

				mux {
					pins = "gpio34", "gpio35";
					function = "cci_i2c";
				};

				config {
					pins = "gpio34", "gpio35";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x306>;

				mux {
					pins = "gpio28";
					function = "cam_mclk";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x307>;

				mux {
					pins = "gpio28";
					function = "cam_mclk";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_active {
				phandle = <0x308>;

				mux {
					pins = "gpio47";
					function = "gpio";
				};

				config {
					pins = "gpio47";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x309>;

				mux {
					pins = "gpio47";
					function = "gpio";
				};

				config {
					pins = "gpio47";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_front_active {
				phandle = <0x30a>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x30b>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x30c>;

				mux {
					pins = "gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio45";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x30d>;

				mux {
					pins = "gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio45";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_rear3_active {
				phandle = <0x30e>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear3_suspend {
				phandle = <0x30f>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x310>;

				mux {
					pins = "gpio29";
					function = "cam_mclk";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x311>;

				mux {
					pins = "gpio29";
					function = "cam_mclk";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x312>;

				mux {
					pins = "gpio30";
					function = "cam_mclk";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x313>;

				mux {
					pins = "gpio30";
					function = "cam_mclk";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x314>;

				mux {
					pins = "gpio31";
					function = "cam_mclk";
				};

				config {
					pins = "gpio31";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x315>;

				mux {
					pins = "gpio31";
					function = "cam_mclk";
				};

				config {
					pins = "gpio31";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			fs16xx_irq_active {
				phandle = <0x316>;

				mux {
					pins = "gpio95";
					function = "gpio";
				};

				config {
					pins = "gpio95";
					bias-disable;
					drive-strength = <0x2>;
					output-low;
				};
			};

			fs16xx_irq_suspend {
				phandle = <0x317>;

				mux {
					pins = "gpio97";
					function = "gpio";
				};

				config {
					pins = "gpio97";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			fs16xx_reset_active {
				phandle = <0x318>;

				mux {
					pins = "gpio97";
					function = "gpio";
				};

				config {
					pins = "gpio97";
					bias-disable;
					drive-strength = <0x2>;
					output-low;
				};
			};

			fs16xx_reset_suspend {
				phandle = <0x319>;

				mux {
					pins = "gpio97";
					function = "gpio";
				};

				config {
					pins = "gpio97";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			flash_led3_front {

				flash_led3_front_en {
					phandle = <0x31a>;

					mux {
						pins = "gpio38";
						function = "gpio";
					};

					config {
						pins = "gpio38";
						drive_strength = <0x2>;
						output-high;
						bias-disable;
					};
				};

				flash_led3_front_dis {
					phandle = <0x31b>;

					mux {
						pins = "gpio38";
						function = "gpio";
					};

					config {
						pins = "gpio38";
						drive_strength = <0x2>;
						output-low;
						bias-disable;
					};
				};
			};

			emac {

				emac_mdc {
					phandle = <0x31c>;

					mux {
						pins = "gpio113";
						function = "rgmii_mdc";
					};

					config {
						pins = "gpio113";
						bias-pull-up;
					};
				};

				emac_mdio {
					phandle = <0x31d>;

					mux {
						pins = "gpio114";
						function = "rgmii_mdio";
					};

					config {
						pins = "gpio114";
						bias-pull-up;
					};
				};

				emac_rgmii_txd0 {
					phandle = <0x31e>;

					mux {
						pins = "gpio96";
						function = "rgmii_txd0";
					};

					config {
						pins = "gpio96";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd1 {
					phandle = <0x31f>;

					mux {
						pins = "gpio95";
						function = "rgmii_txd1";
					};

					config {
						pins = "gpio95";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd2 {
					phandle = <0x320>;

					mux {
						pins = "gpio94";
						function = "rgmii_txd2";
					};

					config {
						pins = "gpio94";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd3 {
					phandle = <0x321>;

					mux {
						pins = "gpio93";
						function = "rgmii_txd3";
					};

					config {
						pins = "gpio93";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txc {
					phandle = <0x322>;

					mux {
						pins = "gpio92";
						function = "rgmii_txc";
					};

					config {
						pins = "gpio92";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_tx_ctl {
					phandle = <0x323>;

					mux {
						pins = "gpio97";
						function = "rgmii_tx";
					};

					config {
						pins = "gpio97";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_rxd0 {
					phandle = <0x324>;

					mux {
						pins = "gpio83";
						function = "rgmii_rxd0";
					};

					config {
						pins = "gpio83";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxd1 {
					phandle = <0x325>;

					mux {
						pins = "gpio82";
						function = "rgmii_rxd1";
					};

					config {
						pins = "gpio82";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxd2 {
					phandle = <0x326>;

					mux {
						pins = "gpio81";
						function = "rgmii_rxd2";
					};

					config {
						pins = "gpio81";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxd3 {
					phandle = <0x327>;

					mux {
						pins = "gpio103";
						function = "rgmii_rxd3";
					};

					config {
						pins = "gpio103";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxc {
					phandle = <0x328>;

					mux {
						pins = "gpio102";
						function = "rgmii_rxc";
					};

					config {
						pins = "gpio102";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rx_ctl {
					phandle = <0x329>;

					mux {
						pins = "gpio112";
						function = "rgmii_rx";
					};

					config {
						pins = "gpio112";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_phy_intr {
					phandle = <0x32a>;

					mux {
						pins = "gpio121";
						function = "emac_phy";
					};

					config {
						pins = "gpio121";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_phy_reset_state {
					phandle = <0x32b>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_pin_pps_0 {
					phandle = <0x32c>;

					mux {
						pins = "gpio91";
						function = "rgmii_sync";
					};

					config {
						pins = "gpio91";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};
			};

			bt_en_active {
				phandle = <0x279>;

				mux {
					pins = "gpio85";
					function = "gpio";
				};

				config {
					pins = "gpio85";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			ioexp_intr_active {
				phandle = <0xad>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			ioexp_reset_active {
				phandle = <0xae>;

				mux {
					pins = "gpio3";
					function = "gpio";
				};

				config {
					pins = "gpio3";
					drive-strength = <0x2>;
					bias-disable;
					output-high;
				};
			};
		};

		slpi_pinctrl@62B40000 {
			compatible = "qcom,slpi-pinctrl";
			reg = <0x62b40000 0x20000>;
			qcom,num-pins = <0x20>;
			status = "ok";
			phandle = <0x32d>;

			qupv3_se8_i2c_pins {
				phandle = <0x32e>;

				qupv3_se8_i2c_active {
					phandle = <0xcc>;

					mux {
						pins = "gpio0", "gpio1";
						function = "func1";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xcd>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x32f>;

				qupv3_se9_i2c_active {
					phandle = <0xcf>;

					mux {
						pins = "gpio2", "gpio3";
						function = "func1";
					};

					config {
						pins = "gpio2", "gpio3";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xd0>;

					mux {
						pins = "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio2", "gpio3";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x330>;

				qupv3_se10_i2c_active {
					phandle = <0xd1>;

					mux {
						pins = "gpio8", "gpio9";
						function = "func1";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0xd2>;

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x331>;

				qupv3_se11_i2c_active {
					phandle = <0xd3>;

					mux {
						pins = "gpio16", "gpio17";
						function = "func3";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0xd4>;

					mux {
						pins = "gpio16", "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x332>;

				qupv3_se12_i2c_active {
					phandle = <0xd5>;

					mux {
						pins = "gpio16", "gpio17";
						function = "func2";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0xd6>;

					mux {
						pins = "gpio16", "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio17";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x333>;

				qupv3_se13_i2c_active {
					phandle = <0xd7>;

					mux {
						pins = "gpio14", "gpio15";
						function = "func2";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0xd8>;

					mux {
						pins = "gpio14", "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x334>;

				qupv3_se9_spi_active {
					phandle = <0xd9>;

					mux {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						function = "func1";
					};

					config {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0xda>;

					mux {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x335>;

				qupv3_se10_spi_active {
					phandle = <0xdb>;

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "func1";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xdc>;

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l1 {
				regulator-name = "pm6155_1_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x77240>;
				regulator-max-microvolt = <0xd0020>;
				qcom,init-voltage = <0x77240>;
				qcom,init-mode = <0x2>;
				phandle = <0x336>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l2 {
				regulator-name = "pm6155_1_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x192d50>;
				regulator-max-microvolt = <0x2f4d60>;
				qcom,init-voltage = <0x192d50>;
				qcom,init-mode = <0x2>;
				phandle = <0x337>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l5 {
				regulator-name = "pm6155_1_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xd59f8>;
				regulator-max-microvolt = <0xee098>;
				qcom,init-voltage = <0xd59f8>;
				qcom,init-mode = <0x2>;
				phandle = <0xe7>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l9 {
				regulator-name = "pm6155_1_l9";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x12cc80>;
				regulator-max-microvolt = <0x12cc80>;
				qcom,init-voltage = <0x12cc80>;
				qcom,init-mode = <0x2>;
				phandle = <0x338>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l10 {
				regulator-name = "pm6155_1_l10";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2d0370>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2d0370>;
				qcom,init-mode = <0x2>;
				phandle = <0x339>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l11 {
				regulator-name = "pm6155_1_l11";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x12cc80>;
				regulator-max-microvolt = <0x1339e0>;
				qcom,init-voltage = <0x12cc80>;
				qcom,init-mode = <0x2>;
				phandle = <0x26c>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l12 {
				regulator-name = "pm6155_1_l12";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cd6d0>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0xe8>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l13 {
				regulator-name = "pm6155_1_l13";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x314930>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x2>;
				phandle = <0xe9>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l15 {
				regulator-name = "pm6155_1_l15";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1d0d80>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x1d0d80>;
				qcom,init-mode = <0x2>;
				phandle = <0x33a>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l16 {
				regulator-name = "pm6155_1_l16";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x2>;
				phandle = <0x33b>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l17 {
				regulator-name = "pm6155_1_l17";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2d0370>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x2>;
				phandle = <0x33c>;
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,psci-mode-shift = <0x4>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "l3-wfi";
					qcom,psci-mode = <0x1>;
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "l3-pc";
					qcom,psci-mode = <0x4>;
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,min-residency-us = <0x17e6>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x2>;
					label = "cx-ret";
					qcom,psci-mode = <0x124>;
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,min-residency-us = <0x2113>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x3>;
					label = "llcc-off";
					qcom,psci-mode = <0xb24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2662>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,cpu = <0x11 0x12 0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,min-residency-us = <0x6ee>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,min-residency-us = <0xfa1>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,cpu = <0x17 0x18>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,min-residency-us = <0x89f>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,min-residency-us = <0x15b3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
			qcom,num-records = <0x3>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,gdsc@106004 {
			compatible = "qcom,gdsc";
			regulator-name = "emac_gdsc";
			reg = <0x106004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x33d>;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_0_gdsc";
			reg = <0x16b004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x286>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x59>;
		};

		qcom,gdsc@1a6004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb20_sec_gdsc";
			reg = <0x1a6004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xea>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xe4>;
		};

		qcom,gdsc@17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			reg = <0x17d040 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x100>;
		};

		qcom,gdsc@17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			reg = <0x17d044 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xfc>;
		};

		qcom,gdsc@17d048 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			reg = <0x17d048 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xfd>;
		};

		qcom,gdsc@17d04c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			reg = <0x17d04c 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x33e>;
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d050 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xfe>;
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d054 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xff>;
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			reg = <0x17d058 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x33f>;
		};

		qcom,gdsc@ad06004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad06004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xf6>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad09004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xf3>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0a004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xf4>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad07004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xf5>;
		};

		qcom,gdsc@ad0b134 {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0b134 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xec>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x4>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0xa4>;
			qcom,proxy-consumer-enable;
			phandle = <0xa4>;
		};

		syscon@5091540 {
			compatible = "syscon";
			reg = <0x5091540 0x4>;
			phandle = <0xa5>;
		};

		qcom,gdsc@509106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x509106c 0x4>;
			hw-ctrl-addr = <0xa5>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x8>;
			status = "ok";
			parent-supply = <0x1c>;
			phandle = <0xdf>;
		};

		qcom,gdsc@509100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x509100c 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x33 0x11>;
			qcom,force-enable-root-clk;
			parent-supply = <0x1c>;
			phandle = <0xe0>;
		};

		qcom,gdsc@ab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "vcodec0_gdsc";
			reg = <0xab00874 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x1ff>;
		};

		qcom,gdsc@ab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "venus_gdsc";
			reg = <0xab00814 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x88>;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x6000>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0xa8>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x37 0xc3 0x0>;
				phandle = <0x340>;
			};
		};

		qcom,qup_uart@0x880000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x50 0x2f 0x6a 0x2f 0x6b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xa6>;
			pinctrl-1 = <0xa7>;
			interrupts = <0x0 0x259 0x0>;
			qcom,wrapper-core = <0xa8>;
			status = "disabled";
			phandle = <0x341>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x0 0x25a 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x52 0x2f 0x6a 0x2f 0x6b>;
			dmas = <0xa9 0x0 0x1 0x3 0x40 0x0 0xa9 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xaa>;
			pinctrl-1 = <0xab>;
			qcom,wrapper-core = <0xa8>;
			status = "disabled";
			phandle = <0x342>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x0 0x25b 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x54 0x2f 0x6a 0x2f 0x6b>;
			dmas = <0xa9 0x0 0x2 0x3 0x40 0x0 0xa9 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xac 0xad 0xae>;
			pinctrl-1 = <0xaf>;
			qcom,wrapper-core = <0xa8>;
			status = "ok";
			phandle = <0x343>;

			gpio@3e {
				#gpio-cells = <0x2>;
				#interrupt-cells = <0x2>;
				compatible = "semtech,sx1509q";
				reg = <0x3e>;
				interrupt-parent = <0x8a>;
				interrupts = <0x3a 0x0>;
				gpio-controller;
				interrupt-controller;
				semtech,probe-reset;
				pinctrl-names = "default";
				pinctrl-0 = <0xb0 0xb1>;
				phandle = <0xb2>;

				gpio0-cfg {
					pins = "gpio0";
					bias-pull-up;
					phandle = <0xb0>;
				};

				gpio1-cfg {
					pins = "gpio1";
					bias-pull-down;
					phandle = <0xb1>;
				};

				gpio8-cfg {
					pins = "gpio8";
					bias-pull-down;
					phandle = <0x26f>;
				};
			};

			i2c-mux@77 {
				compatible = "nxp,pca9542";
				reg = <0x77>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				i2c@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					reg = <0x0>;

					anx7625@2c {
						compatible = "analogix,anx7625";
						reg = <0x2c>;
						interrupt-parent = <0xb2>;
						interrupts = <0x0 0x0>;
						cbl_det-gpio = <0xb2 0x1 0x0>;
						power_en-gpio = <0x8a 0x4 0x0>;
						reset_n-gpio = <0x8a 0x5 0x0>;
						phandle = <0x344>;

						ports {
							#address-cells = <0x1>;
							#size-cells = <0x0>;

							port@0 {
								reg = <0x0>;

								endpoint {
									remote-endpoint = <0xb3>;
									phandle = <0x281>;
								};
							};
						};
					};
				};
			};
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x0 0x25c 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x56 0x2f 0x6a 0x2f 0x6b>;
			dmas = <0xa9 0x0 0x3 0x3 0x40 0x0 0xa9 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xb4>;
			pinctrl-1 = <0xb5>;
			qcom,wrapper-core = <0xa8>;
			status = "disabled";
			phandle = <0x345>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x54 0x2f 0x6a 0x2f 0x6b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xb6>;
			pinctrl-1 = <0xb7>;
			interrupts = <0x0 0x25b 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xa8>;
			dmas = <0xa9 0x0 0x2 0x1 0x40 0x0 0xa9 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x346>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x6000>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0xbb>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x37 0x363 0x0>;
				phandle = <0x347>;
			};
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x0 0x161 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x5e 0x2f 0x6c 0x2f 0x6d>;
			dmas = <0xb8 0x0 0x0 0x3 0x40 0x0 0xb8 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xb9>;
			pinctrl-1 = <0xba>;
			qcom,wrapper-core = <0xbb>;
			status = "disabled";
			phandle = <0x348>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x0 0x162 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x60 0x2f 0x6c 0x2f 0x6d>;
			dmas = <0xb8 0x0 0x1 0x3 0x40 0x0 0xb8 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xbc>;
			pinctrl-1 = <0xbd>;
			qcom,wrapper-core = <0xbb>;
			status = "disabled";
			phandle = <0x349>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x0 0x163 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x62 0x2f 0x6c 0x2f 0x6d>;
			dmas = <0xb8 0x0 0x2 0x3 0x40 0x0 0xb8 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xbe>;
			pinctrl-1 = <0xbf>;
			qcom,wrapper-core = <0xbb>;
			status = "disabled";
			phandle = <0x34a>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x0 0x164 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x64 0x2f 0x6c 0x2f 0x6d>;
			dmas = <0xb8 0x0 0x3 0x3 0x40 0x0 0xb8 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xc0>;
			pinctrl-1 = <0xc1>;
			qcom,wrapper-core = <0xbb>;
			status = "disabled";
			phandle = <0x34b>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x5e 0x2f 0x6c 0x2f 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xc2>;
			pinctrl-1 = <0xc3>;
			interrupts = <0x0 0x161 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xbb>;
			dmas = <0xb8 0x0 0x0 0x1 0x40 0x0 0xb8 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x34c>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x62 0x2f 0x6c 0x2f 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xc4>;
			pinctrl-1 = <0xc5>;
			interrupts = <0x0 0x163 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xbb>;
			dmas = <0xb8 0x0 0x2 0x1 0x40 0x0 0xb8 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x34d>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x64 0x2f 0x6c 0x2f 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xc6>;
			pinctrl-1 = <0xc7>;
			interrupts = <0x0 0x164 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xbb>;
			dmas = <0xb8 0x0 0x3 0x1 0x40 0x0 0xb8 0x1 0x3 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x34e>;
		};

		qcom,qup_uart@0xa8c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2f 0x64 0x2f 0x6c 0x2f 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xc8 0xc9 0xca>;
			pinctrl-1 = <0xc8 0xc9 0xca>;
			interrupts-extended = <0x1 0x0 0x164 0x0 0x8a 0xd 0x0>;
			status = "disabled";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xbb>;
			phandle = <0x34f>;
		};

		qcom,qupv3_2_geni_se@626c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x626c0000 0x6000>;
			qcom,bus-mas-id = <0xa8>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0xce>;

			qcom,iommu_qupv3_2_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x37 0x1783 0x0>;
				phandle = <0x350>;
			};
		};

		i2c@62680000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62680000 0x4000>;
			interrupts = <0x0 0x1ba 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0x7 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xcc>;
			pinctrl-1 = <0xcd>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x351>;
		};

		i2c@62684000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62684000 0x4000>;
			interrupts = <0x0 0x1bb 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0x9 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xcf>;
			pinctrl-1 = <0xd0>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x352>;
		};

		i2c@62688000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62688000 0x4000>;
			interrupts = <0x0 0x1bc 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0xb 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xd1>;
			pinctrl-1 = <0xd2>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x353>;
		};

		i2c@6268c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x6268c000 0x4000>;
			interrupts = <0x0 0x1bd 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0xd 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xd3>;
			pinctrl-1 = <0xd4>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x354>;
		};

		i2c@62690000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62690000 0x4000>;
			interrupts = <0x0 0x1be 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0xf 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xd5>;
			pinctrl-1 = <0xd6>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x355>;
		};

		i2c@62694000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62694000 0x4000>;
			interrupts = <0x0 0x1bf 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0x11 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xd7>;
			pinctrl-1 = <0xd8>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x356>;
		};

		spi@62684000 {
			compatible = "qcom,spi-geni";
			reg = <0x62684000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x1bb 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0x9 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xd9>;
			pinctrl-1 = <0xda>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x357>;
		};

		spi@62688000 {
			compatible = "qcom,spi-geni";
			reg = <0x62688000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x1bc 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xcb 0xb 0xcb 0x5 0xcb 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xdb>;
			pinctrl-1 = <0xdc>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xce>;
			status = "disabled";
			phandle = <0x358>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0x6d>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0x6c>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
					phandle = <0x359>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x2>;
					phandle = <0x35a>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x35b>;
				};
			};

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x35c>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x35d>;
				};
			};
		};

		cxip-cdev@1fed000 {
			compatible = "qcom,cxip-lm-cooling-device";
			reg = <0x1fed000 0x24>;
			#cooling-cells = <0x2>;
			phandle = <0x77>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a612_zap";
			phandle = <0x35e>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x35f>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0xdd>;
			phandle = <0xde>;
		};

		qcom,kgsl-3d0@5000000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x5000000 0x90000 0x780000 0x6fff>;
			reg-names = "kgsl_3d0_reg_memory", "qfprom_memory";
			interrupts = <0x0 0x12c 0x0>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x6010200>;
			qcom,initial-pwrlevel = <0x5>;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0xe>;
			qcom,ubwc-mode = <0x2>;
			qcom,min-access-length = <0x20>;
			qcom,snapshot-size = <0x100000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x2>;
			clocks = <0x33 0x10 0x33 0xb 0x2f 0x1a 0x33 0x12 0x2f 0x2e 0x33 0x13 0x33 0x8>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "iface_clk", "mem_iface_clk", "gpu_cc_hlos1_vote_gpu_smmu_clk", "gmu_clk";
			qcom,gpubw-dev = <0xde>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x1b86e0 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x299870 0x1a 0x200 0x0 0x2ee000 0x1a 0x200 0x0 0x3e1a70 0x1a 0x200 0x0 0x529c70 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e2738>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0xdf>;
			vdd-supply = <0xe0>;
			qcom,gpu-cx-ipeak = <0xe1 0x1>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0xe2 0xc 0xe2 0xb>;
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x3>;
			qcom,gpu-speed-bin = <0x6004 0x1fe00000 0x15>;
			phandle = <0x2b>;

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,ca-target-pwrlevel = <0x3>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x325dad40>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xb1>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,ca-target-pwrlevel = <0x3>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x325dad40>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xbb>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,ca-target-pwrlevel = <0x4>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x35589dc0>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x325dad40>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x9c>;
					qcom,initial-pwrlevel = <0x4>;
					qcom,ca-target-pwrlevel = <0x2>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};
			};
		};

		qcom,kgsl-iommu@0x050a0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x50a0000 0x10000>;
			qcom,protect = <0xa0000 0x10000>;
			clocks = <0x2f 0x1a 0x2f 0x2e 0x33 0x13>;
			clock-names = "mem_clk", "mem_iface_clk", "gpu_cc_hlos1_vote_gpu_smmu_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x360>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0xe3 0x0 0x401>;
				qcom,gpu-offset = <0xa8000>;
				phandle = <0x361>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_secure";
				iommus = <0xe3 0x2 0x400>;
				phandle = <0x362>;
			};
		};

		qcom,rgmu@0x0506d000 {
			label = "kgsl-rgmu";
			compatible = "qcom,gpu-rgmu";
			reg = <0x506d000 0x31000>;
			reg-names = "kgsl_rgmu";
			interrupts = <0x0 0x130 0x0 0x0 0x131 0x0>;
			interrupt-names = "kgsl_oob", "kgsl_rgmu";
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0xdf>;
			vdd-supply = <0xe0>;
			clocks = <0x33 0x8 0x33 0xb 0x2f 0x1a 0x33 0x12 0x2f 0x2e 0x33 0x13 0x33 0x10>;
			clock-names = "gmu", "rbbmtimer", "mem", "iface", "mem_iface", "gpu_cc_hlos1_vote_gpu_smmu_clk", "core";
			phandle = <0x363>;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x37 0x140 0x0>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x1e9 0x0 0x0 0x82 0x0 0x0 0x1e6 0x0 0x0 0x1e8 0x0>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xe4>;
			dpdm-supply = <0xe5>;
			clocks = <0x2f 0x91 0x2f 0x17 0x2f 0xc 0x2f 0x96 0x2f 0x95 0x2f 0x93>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "xo", "sleep_clk", "utmi_clk";
			resets = <0x2f 0x2>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			phandle = <0x364>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupt-parent = <0x19>;
				interrupts = <0x0 0x85 0x0>;
				usb-phy = <0xe5 0xe6>;
				tx-fifo-resize;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x0>;
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x0 0x84 0x0>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		qusb@88e2000 {
			compatible = "qcom,qusb2phy";
			reg = <0x88e2000 0x180 0x1fcb250 0x4 0x7801f8 0x4>;
			reg-names = "qusb_phy_base", "tcsr_clamp_dig_n_1p8", "tune2_efuse_addr";
			vdd-supply = <0xe7>;
			vdda18-supply = <0xe8>;
			vdda33-supply = <0xe9>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xee098>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x4>;
			qcom,qusb-phy-init-seq = <0xf8 0x80 0x93 0x84 0x83 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x0 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cml";
			qcom,major-rev = <0x1>;
			clocks = <0x36 0x0 0x2f 0xe>;
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			resets = <0x2f 0x0>;
			reset-names = "phy_reset";
			phandle = <0xe5>;
		};

		ssphy@88e6000 {
			compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
			status = "disabled";
			reg = <0x88e6000 0x1000 0x1fcb244 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			vdd-supply = <0xe7>;
			core-supply = <0xe8>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xee098>;
			qcom,core-voltage-level = <0x0 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x0 0x34 0x8 0x0 0x174 0x30 0x0 0x3c 0x6 0x0 0xb4 0x0 0x0 0xb8 0x8 0x0 0x70 0xf 0x0 0x19c 0x1 0x0 0x178 0x0 0x0 0xd0 0x82 0x0 0xdc 0x55 0x0 0xe0 0x55 0x0 0xe4 0x3 0x0 0x78 0xb 0x0 0x84 0x16 0x0 0x90 0x28 0x0 0x108 0x80 0x0 0x10c 0x0 0x0 0x184 0xa 0x0 0x4c 0x15 0x0 0x50 0x34 0x0 0x54 0x0 0x0 0xc8 0x0 0x0 0x18c 0x0 0x0 0xcc 0x0 0x0 0x128 0x0 0x0 0xc 0xa 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x0 0x0 0x18 0x0 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x48 0xf 0x0 0x194 0x6 0x0 0x100 0x80 0x0 0xa8 0x1 0x0 0x430 0xb 0x0 0x830 0xb 0x0 0x444 0x0 0x0 0x844 0x0 0x0 0x43c 0x0 0x0 0x83c 0x0 0x0 0x440 0x0 0x0 0x840 0x0 0x0 0x408 0xa 0x0 0x808 0xa 0x0 0x414 0x6 0x0 0x814 0x6 0x0 0x434 0x75 0x0 0x834 0x75 0x0 0x4d4 0x2 0x0 0x8d4 0x2 0x0 0x4d8 0x4e 0x0 0x8d8 0x4e 0x0 0x4dc 0x18 0x0 0x8dc 0x18 0x0 0x4f8 0x77 0x0 0x8f8 0x77 0x0 0x4fc 0x80 0x0 0x8fc 0x80 0x0 0x4c0 0xa 0x0 0x8c0 0xa 0x0 0x504 0x3 0x0 0x904 0x3 0x0 0x50c 0x16 0x0 0x90c 0x16 0x0 0x500 0x0 0x0 0x900 0x0 0x0 0x564 0x0 0x0 0x964 0x0 0x0 0x260 0x10 0x0 0x660 0x10 0x0 0x2a4 0x12 0x0 0x6a4 0x12 0x0 0x28c 0xc6 0x0 0x68c 0xc6 0x0 0x244 0x0 0x0 0x644 0x0 0x0 0x248 0x0 0x0 0x648 0x0 0x0 0xc0c 0x9f 0x0 0xc24 0x17 0x0 0xc28 0xf 0x0 0xcc8 0x83 0x0 0xcc4 0x2 0x0 0xccc 0x9 0x0 0xcd0 0xa2 0x0 0xcd4 0x85 0x0 0xc80 0xd1 0x0 0xc84 0x1f 0x0 0xc88 0x47 0x0 0xcb8 0x75 0x0 0xcbc 0x13 0x0 0xcb0 0x86 0x0 0xca0 0x4 0x0 0xc8c 0x44 0x0 0xc70 0xe7 0x0 0xc74 0x3 0x0 0xc78 0x40 0x0 0xc7c 0x0 0x0 0xdd8 0x88 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			clocks = <0x2f 0x97 0x2f 0x9a 0x36 0x0 0x2f 0x96 0x2f 0x99 0x2f 0xe>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk", "cfg_ahb_clk";
			resets = <0x2f 0xc 0x2f 0xd>;
			reset-names = "phy_reset", "phy_phy_reset";
			phandle = <0x365>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x37 0x172f 0x0>;
			qcom,usb-audio-stream-id = <0xf>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0xe6>;
		};

		hsusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			iommus = <0x37 0xe0 0x0>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x1eb 0x0 0x0 0x297 0x0 0x0 0x1ea 0x0>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xea>;
			clocks = <0x2f 0x88 0x2f 0x16 0x2f 0xb 0x2f 0x9b 0x2f 0x8c 0x2f 0x8a>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "xo", "sleep_clk", "utmi_clk";
			resets = <0x2f 0xb>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7270e00>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,charging-disabled;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x0 0x0 0x57 0x200 0xea60 0xc3500>;
			status = "disabled";
			phandle = <0x366>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xcd00>;
				interrupt-parent = <0x19>;
				interrupts = <0x0 0x298 0x0>;
				usb-phy = <0xeb 0xe6>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x1>;
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};
		};

		qusb@88e3000 {
			compatible = "qcom,qusb2phy";
			reg = <0x88e3000 0x180>;
			reg-names = "qusb_phy_base";
			vdd-supply = <0xe7>;
			vdda18-supply = <0xe8>;
			vdda33-supply = <0xe9>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xee098>;
			qcom,qusb-phy-init-seq = <0xc8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x0 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cml";
			qcom,major-rev = <0x1>;
			qcom,hold-reset;
			clocks = <0x36 0x0 0x2f 0xe>;
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			resets = <0x2f 0x1>;
			reset-names = "phy_reset";
			phandle = <0xeb>;
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v2.0", "qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x0 0x1dd 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0xec>;
			csi-vdd-voltage = <0x124f80>;
			clocks = <0x31 0xb 0x31 0x46 0x31 0x45 0x31 0xf 0x31 0x10 0x31 0x17 0x31 0x12 0x31 0x11>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "svs_l1", "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x100db355 0x0 0x100db355 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			status = "ok";
			phandle = <0x1e>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v2.0", "qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x0 0x1de 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0xec>;
			csi-vdd-voltage = <0x124f80>;
			clocks = <0x31 0xb 0x31 0x46 0x31 0x45 0x31 0xf 0x31 0x10 0x31 0x18 0x31 0x14 0x31 0x13>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "svs_l1", "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x100db355 0x0 0x100db355 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			status = "ok";
			phandle = <0x1f>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v2.0", "qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x0 0x1df 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0xec>;
			csi-vdd-voltage = <0x124f80>;
			clocks = <0x31 0xb 0x31 0x46 0x31 0x45 0x31 0xf 0x31 0x10 0x31 0x19 0x31 0x16 0x31 0x15>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "svs_l1", "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x100db355 0x0 0x100db355 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			status = "ok";
			phandle = <0x20>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x0>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4a000 0x4000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x0>;
			status = "ok";
			gdscr-supply = <0xec>;
			regulator-names = "gdscr";
			clocks = <0x31 0xb 0x31 0x46 0x31 0x45 0x31 0xf 0x31 0xc 0x31 0xd>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cci_clk", "cci_clk_src";
			src-clock-name = "cci_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0xed 0xee>;
			pinctrl-1 = <0xef 0xf0>;
			gpios = <0x8a 0x11 0x0 0x8a 0x12 0x0 0x8a 0x13 0x0 0x8a 0x14 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x21>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x367>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x368>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x369>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x36a>;
			};

			qcom,cam-res-mgr {
				compatible = "qcom,cam-res-mgr";
				status = "ok";
			};

			qcom,cam-sensor@0 {
				cell-index = <0x0>;
				compatible = "qcom,cam-sensor";
				reg = <0x0>;
				csiphy-sd-index = <0x0>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x0>;
				sensor-position-yaw = <0xb4>;
				cam_vio-supply = <0xf1>;
				cam_vana-supply = <0xf1>;
				cam_vdig-supply = <0xf1>;
				cam_clk-supply = <0xec>;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				gpios = <0x8a 0x2b 0x0 0x8a 0x1c 0x0>;
				gpio-reset = <0x1>;
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0";
				sensor-mode = <0x0>;
				cci-master = <0x0>;
				status = "ok";
				clocks = <0x31 0x3d>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
			};

			qcom,cam-sensor@1 {
				cell-index = <0x1>;
				compatible = "qcom,cam-sensor";
				reg = <0x1>;
				csiphy-sd-index = <0x1>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x0>;
				sensor-position-yaw = <0xb4>;
				cam_vio-supply = <0xf1>;
				cam_vana-supply = <0xf1>;
				cam_vdig-supply = <0xf1>;
				cam_clk-supply = <0xec>;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				gpios = <0x8a 0x1f 0x0 0x8a 0x1d 0x0>;
				gpio-reset = <0x1>;
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET1";
				sensor-mode = <0x0>;
				cci-master = <0x0>;
				status = "ok";
				clocks = <0x31 0x3f>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
			};

			qcom,cam-sensor@2 {
				cell-index = <0x2>;
				compatible = "qcom,cam-sensor";
				reg = <0x2>;
				csiphy-sd-index = <0x2>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x0>;
				sensor-position-yaw = <0x0>;
				cam_vio-supply = <0xf1>;
				cam_vana-supply = <0xf1>;
				cam_vdig-supply = <0xf1>;
				cam_clk-supply = <0xec>;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				gpios = <0x8a 0x1f 0x0 0x8a 0x1e 0x0>;
				gpio-reset = <0x1>;
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2";
				sensor-mode = <0x0>;
				cci-master = <0x1>;
				status = "ok";
				clocks = <0x31 0x41>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0x820 0x0 0x37 0x840 0x0 0x37 0x860 0x0>;
				label = "ife";

				iova-mem-map {
					phandle = <0x36b>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xcc0 0x0 0x37 0xd40 0x0>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x36c>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x1>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xd80 0x20 0x37 0xda0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x36d>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0xf2>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xde2 0x0 0x37 0xc80 0x0 0x37 0xca0 0x0 0x37 0xd00 0x0 0x37 0xd20 0x0>;
				label = "icp";

				iova-mem-map {
					phandle = <0x36e>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x0>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x1>;
						iova-granularity = <0x15>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0xd800000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x4>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd911000>;
						iova-region-len = <0xd26ef000>;
						iova-region-id = <0x3>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0xd900000>;
						iova-region-len = <0x10000>;
						iova-region-id = <0x5>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xc00 0x0 0x37 0xc01 0x0>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x36f>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x0>;
			qcom,cpas-hw-ver = <0x150100>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0x45 0x31 0xf 0x31 0xb>;
			src-clock-name = "slow_ahb_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0>;
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0xe1 0x2>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x12ad4 0x1 0x24d 0x0 0x12ad4 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			vdd-corners = <0x1 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend", "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "cci0", "csid0", "csid1", "csid2", "ife0", "ife1", "ife2", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "lrmecpas0";
			client-axi-port-names = "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x0 0x0 0x88 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x0 0x0 0x91 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x0 0x0 0x93 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x0>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x0>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x0 0x1cd 0x0>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "gcc_camera_ahb", "gcc_camera_axi", "cam_cc_soc_ahb_clk", "cam_cc_cpas_ahb_clk", "cam_cc_camnoc_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0xb>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x0>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0xec>;
			ife0-supply = <0xf3>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0x45 0x31 0x25 0x31 0x26 0x31 0x24 0x31 0x10 0x31 0x22 0x31 0x23 0x31 0xb 0x31 0x21>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x22>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x0>;
			compatible = "qcom,vfe170";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0xec>;
			ife0-supply = <0xf3>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0x45 0x31 0x22 0x31 0x23 0x31 0xb 0x31 0x21>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x31 0x27>;
			clock-rates-option = <0x23c34600>;
			qcom,cam-cx-ipeak = <0xe1 0x2>;
			status = "ok";
			phandle = <0x23>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x1>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0xec>;
			ife1-supply = <0xf4>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0x45 0x31 0x2c 0x31 0x2d 0x31 0x2b 0x31 0x10 0x31 0x29 0x31 0x2a 0x31 0xb 0x31 0x28>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x24>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x1>;
			compatible = "qcom,vfe170";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0xec>;
			ife1-supply = <0xf4>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0x45 0x31 0x29 0x31 0x2a 0x31 0xb 0x31 0x28>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x31 0x2e>;
			clock-rates-option = <0x23c34600>;
			qcom,cam-cx-ipeak = <0xe1 0x2>;
			status = "ok";
			phandle = <0x25>;
		};

		qcom,csid-lite@acc8000 {
			cell-index = <0x2>;
			compatible = "qcom,csid-lite170";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x0>;
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0x45 0x31 0x32 0x31 0x33 0x31 0x31 0x31 0x10 0x31 0x2f 0x31 0x30 0x31 0xb>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x26>;
		};

		qcom,vfe-lite@acc4000 {
			cell-index = <0x2>;
			compatible = "qcom,vfe-lite170";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x0>;
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0x45 0x31 0x2f 0x31 0x30 0x31 0xb>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			status = "ok";
			phandle = <0x27>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			num-a5 = <0x1>;
			num-ipe = <0x1>;
			num-bps = <0x1>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg-cam-base = <0x0 0x10000 0x18000>;
			interrupts = <0x0 0x1cf 0x0>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "gcc_cam_ahb_clk", "gcc_cam_axi_clk", "soc_fast_ahb", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "icp_clk", "icp_clk_src";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x1a 0x31 0x46 0x31 0xf 0x31 0xb 0x31 0x1d 0x31 0x1e>;
			clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "svs", "turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x73 0x1cf>;
			status = "ok";
			phandle = <0x28>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x87000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0xf5>;
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk", "ipe_0_clk_src";
			src-clock-name = "ipe_0_clk_src";
			clocks = <0x31 0x34 0x31 0x35 0x31 0x36 0x31 0x37 0x31 0x38>;
			clock-rates = <0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			qcom,cam-cx-ipeak = <0xe1 0x2>;
			status = "ok";
			phandle = <0x29>;
		};

		qcom,bps {
			cell-index = <0x0>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0xf6>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk", "bps_clk_src";
			src-clock-name = "bps_clk_src";
			clocks = <0x31 0x5 0x31 0x6 0x31 0x7 0x31 0x8 0x31 0x9>;
			clock-rates = <0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			qcom,cam-cx-ipeak = <0xe1 0x2>;
			status = "ok";
			phandle = <0x2a>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <0x1>;
			num-jpeg-dma = <0x1>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegenc_clk_src", "jpegenc_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0xb 0x31 0x3a 0x31 0x39>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x370>;
		};

		qcom,jpegdma@ac52000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegdma_clk_src", "jpegdma_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0xb 0x31 0x3a 0x31 0x39>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x371>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x0>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x0 0x1dc 0x0>;
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "lrme_clk_src", "lrme_clk";
			clocks = <0x2f 0x11 0x2f 0x12 0x31 0x46 0x31 0xf 0x31 0xb 0x31 0x3c 0x31 0x3b>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0xbebc200 0xbebc200 0x0 0x0 0x0 0x0 0x0 0xcdfe600 0xcdfe600 0x0 0x0 0x0 0x0 0x0 0x11e1a300 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x18148d00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x372>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x373>;
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x58>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xf7>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@13 {
				reg = <0xd>;
				memory-region = <0xf8>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0xa>;
				memory-region = <0xf9>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0xe>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xfa>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@9 {
				reg = <0x9>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0xfb>;
				qcom,ion-heap-type = "DMA";
			};
		};

		kgsl-smmu@0x50a0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x50a0000 0x10000 0x50c2000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,dynamic;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x1>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xdf>;
			clocks = <0x2f 0x2e 0x2f 0x2f 0x33 0x12 0x33 0x13>;
			clock-names = "gcc_gpu_memnoc_gfx_clk", "gcc_gpu_snoc_dvm_gfx_clk", "gpu_cc_ahb_clk", "gpu_cc_hlos1_vote_gpu_smmu_clk";
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x249 0x4 0x0 0x24e 0x4 0x0 0x24f 0x4 0x0 0x250 0x4 0x0 0x251 0x4 0x0 0x252 0x4 0x0 0x253 0x4 0x0 0x254 0x4 0x0 0x255 0x4>;
			qcom,actlr = <0x0 0x7ff 0x303>;
			phandle = <0xe3>;

			gfx_0_tbu@0x50c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x50c5000 0x1000 0x50c2200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				phandle = <0x374>;
			};

			gfx_1_tbu@0x50c9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x50c9000 0x1000 0x50c2208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x375>;
			};
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x80000 0x150c2000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x41 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103>;
			phandle = <0x37>;

			anoc_1_tbu@0x150c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150c5000 0x1000 0x150c2200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xfc>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x376>;
			};

			anoc_2_tbu@0x150c9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150c9000 0x1000 0x150c2208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xfd>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x377>;
			};

			mnoc_hf_0_tbu@0x150cd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150cd000 0x1000 0x150c2210 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xfe>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				phandle = <0x378>;
			};

			mnoc_sf_0_tbu@0x150d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d1000 0x1000 0x150c2218 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xff>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				phandle = <0x379>;
			};

			compute_dsp_tbu@0x150d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d5000 0x1000 0x150c2220 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x37a>;
			};

			adsp_tbu@0x150d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d9000 0x1000 0x150c2228 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x100>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x37b>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xe3 0x7 0x0>;
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xe3 0x9 0x0>;
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x37 0x21 0x0>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x37 0x23 0x0>;
			dma-coherent;
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0x107>;
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x37c>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0x108>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x102>;
						phandle = <0x105>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x103>;
						phandle = <0x109>;
					};
				};
			};
		};

		replicator@604a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x604a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x37d>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0x14a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x105>;
						phandle = <0x102>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1e0 0x0 0x37 0xa0 0x0>;
			arm,buffer-size = <0x400000>;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x106>;
			coresight-csr = <0x107>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x37e>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x108>;
					phandle = <0x101>;
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x106>;
			coresight-csr = <0x107>;
			arm,default-sink;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x37f>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x103>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10a>;
						phandle = <0x10b>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x380>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x10a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10c>;
						phandle = <0x10e>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10d>;
						phandle = <0x140>;
					};
				};
			};
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x381>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x10c>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10f>;
						phandle = <0x111>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x110>;
						phandle = <0x13f>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x382>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x10f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x112>;
						phandle = <0x115>;
					};
				};

				port@2 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x113>;
						phandle = <0x125>;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x114>;
						phandle = <0x136>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0xa 0x20 0xd 0x20>;
			qcom,tc-elem-size = <0xd 0x20>;
			qcom,dsb-elem-size = <0x0 0x20 0x2 0x20 0x3 0x20 0x5 0x20 0x6 0x20 0xa 0x20 0xb 0x20 0xd 0x20>;
			qcom,cmb-elem-size = <0x3 0x40 0x7 0x40 0xd 0x40>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x383>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x112>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x116>;
						phandle = <0x122>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x117>;
						phandle = <0x123>;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x118>;
						phandle = <0x131>;
					};
				};

				port@4 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x119>;
						phandle = <0x134>;
					};
				};

				port@5 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11a>;
						phandle = <0x13a>;
					};
				};

				port@6 {
					reg = <0x8>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11b>;
						phandle = <0x13b>;
					};
				};

				port@7 {
					reg = <0x9>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11c>;
						phandle = <0x13c>;
					};
				};

				port@8 {
					reg = <0xb>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11d>;
						phandle = <0x13d>;
					};
				};

				port@9 {
					reg = <0xe>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11e>;
						phandle = <0x13e>;
					};
				};

				port@10 {
					reg = <0xc>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11f>;
						phandle = <0x121>;
					};
				};
			};
		};

		tpdm@699c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x384>;

			port {

				endpoint {
					remote-endpoint = <0x120>;
					phandle = <0x142>;
				};
			};
		};

		tpdm@6b48000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b48000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-west";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x385>;

			port {

				endpoint {
					remote-endpoint = <0x121>;
					phandle = <0x11f>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x386>;

			port {

				endpoint {
					remote-endpoint = <0x122>;
					phandle = <0x116>;
				};
			};
		};

		funnel@69c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c3000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-monaq";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x387>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x117>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x124>;
						phandle = <0x130>;
					};
				};
			};
		};

		funnel_1@69c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c1000 0x1 0x69c3000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-monaq1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x388>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x113>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x126>;
						phandle = <0x12f>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x127>;
						phandle = <0x129>;
					};
				};

				port@3 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x128>;
						phandle = <0x12e>;
					};
				};
			};
		};

		funnel@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x389>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x129>;
						phandle = <0x127>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x12a>;
						phandle = <0x12b>;
					};
				};
			};
		};

		tpda@6831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6831000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x38a>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0x12a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x12c>;
						phandle = <0x12d>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x38b>;

			port {

				endpoint {
					remote-endpoint = <0x12d>;
					phandle = <0x12c>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					remote-endpoint = <0x12e>;
					phandle = <0x128>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					remote-endpoint = <0x12f>;
					phandle = <0x126>;
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-monaq";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x38c>;

			port {

				endpoint {
					remote-endpoint = <0x130>;
					phandle = <0x124>;
				};
			};
		};

		funnel@6a05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6a05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x38d>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x118>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x132>;
						phandle = <0x133>;
					};
				};
			};
		};

		tpdm@6a00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6a00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x38e>;

			port {

				endpoint {
					remote-endpoint = <0x133>;
					phandle = <0x132>;
				};
			};
		};

		funnel@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x38f>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x119>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x135>;
						phandle = <0x139>;
					};
				};
			};
		};

		funnel_1@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867010 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-turing1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x390>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x114>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x137>;
						phandle = <0x138>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					remote-endpoint = <0x138>;
					phandle = <0x137>;
				};
			};
		};

		tpdm@6860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x391>;

			port {

				endpoint {
					remote-endpoint = <0x139>;
					phandle = <0x135>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x392>;

			port {

				endpoint {
					remote-endpoint = <0x13a>;
					phandle = <0x11a>;
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			status = "disabled";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x393>;

			port {

				endpoint {
					remote-endpoint = <0x13b>;
					phandle = <0x11b>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x394>;

			port {

				endpoint {
					remote-endpoint = <0x13c>;
					phandle = <0x11c>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x395>;

			port {

				endpoint {
					remote-endpoint = <0x13d>;
					phandle = <0x11d>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x396>;

			port {

				endpoint {
					remote-endpoint = <0x13e>;
					phandle = <0x11e>;
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x397>;

			port {

				endpoint {
					remote-endpoint = <0x13f>;
					phandle = <0x110>;
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x398>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x10d>;
					};
				};

				port@1 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x141>;
						phandle = <0x145>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x142>;
						phandle = <0x120>;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x143>;
						phandle = <0x15a>;
					};
				};
			};
		};

		replicator@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x399>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x151>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x141>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x146>;
						phandle = <0x147>;
					};
				};
			};
		};

		tmc@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf-swao";
			coresight-csr = <0x107>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x39a>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x146>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x148>;
						phandle = <0x149>;
					};
				};
			};
		};

		csr@6b0e000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x1>;
			phandle = <0x39b>;
		};

		funnel@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x39c>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x148>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14a>;
						phandle = <0x104>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14b>;
						phandle = <0x14c>;
					};
				};
			};
		};

		tpda@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x39d>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x14b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14d>;
						phandle = <0x14f>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14e>;
						phandle = <0x150>;
					};
				};
			};
		};

		tpdm@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x39e>;

			port {

				endpoint {
					remote-endpoint = <0x14f>;
					phandle = <0x14d>;
				};
			};
		};

		tpdm@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x39f>;

			port {

				endpoint {
					remote-endpoint = <0x150>;
					phandle = <0x14e>;
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x3a0>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x151>;
					phandle = <0x144>;
				};
			};
		};

		cti@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a1>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a2>;
		};

		cti@6a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a3>;
		};

		cti@6a03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a4>;
		};

		cti@6a10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a5>;
		};

		cti@6a11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a6>;
		};

		cti@683b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x683b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss-q6";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a7>;
		};

		cti@6867000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6867000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a8>;
		};

		cti@6b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_sdc_cti2";
			status = "disabled";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3a9>;
		};

		cti@6b11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_cti1";
			status = "disabled";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3aa>;
		};

		cti@6b1b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_q6_cti0";
			status = "disabled";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ab>;
		};

		cti@6b1e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_noc";
			status = "disabled";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ac>;
		};

		cti@6b1f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_noc_cti6";
			status = "disabled";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ad>;
		};

		cti@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ae>;
		};

		cti@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b05000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3af>;
		};

		cti@6b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b06000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b0>;
		};

		cti@6b07000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b07000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b1>;
		};

		cti@6b21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-aop-m3";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b2>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-titan";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b3>;
		};

		cti@6c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-venus-arm9";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b4>;
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b5>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b6>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b7>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x106>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b8>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3b9>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ba>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3bb>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3bc>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3bd>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3be>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3bf>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c0>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c1>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c2>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c3>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c4>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c5>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c6>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x11>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c7>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x12>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c8>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x13>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c9>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x14>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ca>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x15>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3cb>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x16>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3cc>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x17>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3cd>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x18>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ce>;
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x11>;
			coresight-name = "coresight-etm0";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3cf>;

			port {

				endpoint {
					remote-endpoint = <0x152>;
					phandle = <0x16d>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x12>;
			coresight-name = "coresight-etm1";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d0>;

			port {

				endpoint {
					remote-endpoint = <0x153>;
					phandle = <0x16e>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x13>;
			coresight-name = "coresight-etm2";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d1>;

			port {

				endpoint {
					remote-endpoint = <0x154>;
					phandle = <0x16f>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x14>;
			coresight-name = "coresight-etm3";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d2>;

			port {

				endpoint {
					remote-endpoint = <0x155>;
					phandle = <0x170>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x15>;
			coresight-name = "coresight-etm4";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d3>;

			port {

				endpoint {
					remote-endpoint = <0x156>;
					phandle = <0x171>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x16>;
			coresight-name = "coresight-etm5";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d4>;

			port {

				endpoint {
					remote-endpoint = <0x157>;
					phandle = <0x172>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x17>;
			coresight-name = "coresight-etm6";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d5>;

			port {

				endpoint {
					remote-endpoint = <0x158>;
					phandle = <0x173>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x18>;
			coresight-name = "coresight-etm7";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d6>;

			port {

				endpoint {
					remote-endpoint = <0x159>;
					phandle = <0x174>;
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d7>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x143>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15b>;
						phandle = <0x16c>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15c>;
						phandle = <0x160>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15d>;
						phandle = <0x166>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15e>;
						phandle = <0x169>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15f>;
						phandle = <0x163>;
					};
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d8>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x160>;
						phandle = <0x15c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x161>;
						phandle = <0x162>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d9>;

			port {

				endpoint {
					remote-endpoint = <0x162>;
					phandle = <0x161>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3da>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x163>;
						phandle = <0x15f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x164>;
						phandle = <0x165>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3db>;

			port {

				endpoint {
					remote-endpoint = <0x165>;
					phandle = <0x164>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3dc>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x166>;
						phandle = <0x15d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x167>;
						phandle = <0x168>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3dd>;

			port {

				endpoint {
					remote-endpoint = <0x168>;
					phandle = <0x167>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3de>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x169>;
						phandle = <0x15e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16a>;
						phandle = <0x16b>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3df>;

			port {

				endpoint {
					remote-endpoint = <0x16b>;
					phandle = <0x16a>;
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3e0>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x16c>;
						phandle = <0x15b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16d>;
						phandle = <0x152>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16e>;
						phandle = <0x153>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16f>;
						phandle = <0x154>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x170>;
						phandle = <0x155>;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x171>;
						phandle = <0x156>;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x172>;
						phandle = <0x157>;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x173>;
						phandle = <0x158>;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x174>;
						phandle = <0x159>;
					};
				};
			};
		};

		hwevent@91866f0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x91866f0 0x4 0x91966f0 0x4 0x9186038 0x4 0x9196038 0x4 0x17e00034 0x4 0x18200050 0x80 0x2c8d050 0x80 0xaf20050 0x80>;
			reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl", "ddr-ch23-ctrl", "apss-testbus-mux-cfg", "apss-rsc-hwevent-mux0-select", "gpu-rsc-hwevent-mux0-select", "sde-rsc-hwevent-mux0-select";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x107>;
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3e1>;
		};

		tgu@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x56 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3e2>;
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x1700000 0x40000 0x1500000 0x40000 0x9160000 0x40000 0x9680000 0x60000 0x1380000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000>;
			reg-names = "aggre1_noc-base", "config_noc-base", "dc_noc-base", "gem_noc-base", "mc_virt-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "camnoc_virt-base";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x1a 0x0 0x175 0x0>;
			phandle = <0x3e3>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0x176>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0x177>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1ec>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1d1>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1eb>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1e8>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1ef>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x182>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1b4>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1bf>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1e6>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1c0>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1f2>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x17d>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1ea>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x185>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x17c>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1f5>;
			};

			bcm-cn1 {
				cell-id = <0x1b7d>;
				label = "CN1";
				qcom,bcm-name = "CN1";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x17b>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1f4>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1de>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1f6>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1f7>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				qcom,bcm-name = "SN8";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1cd>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1cb>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1d0>;
			};

			bcm-sn13 {
				cell-id = <0x1b77>;
				label = "SN13";
				qcom,bcm-name = "SN13";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1ce>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				qcom,bcm-name = "SN14";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1dd>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				qcom,bcm-name = "SN15";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1cc>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x177>;
				qcom,bcm-dev;
				phandle = <0x1fa>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x177>;
				qcom,bcm-dev;
				phandle = <0x1f9>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x177>;
				qcom,bcm-dev;
				phandle = <0x1fe>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x177>;
				qcom,bcm-dev;
				phandle = <0x1d8>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x177>;
				qcom,bcm-dev;
				phandle = <0x1fc>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x179>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x181>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x184>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x1af>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x1b3>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x1b8>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x1ba>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x1bc>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xb000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x1c2>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x1d3>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x1d5>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x1d7>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x178>;
				qcom,bus-dev = <0x179>;
				phandle = <0x1df>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3e4>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x12>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3e5>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17c>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3e6>;
			};

			mas-qhm-qup1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xe>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17c>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3e7>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x1e3>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17d>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x3e8>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x17e>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				phandle = <0x3e9>;
			};

			mas-xm-emac-avb {
				cell-id = <0x62>;
				label = "mas-xm-emac-avb";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3ea>;
			};

			mas-xm-pcie {
				cell-id = <0x2d>;
				label = "mas-xm-pcie";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xf>;
				qcom,connections = <0x17f>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				phandle = <0x3eb>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3ec>;
			};

			mas-xm-sdc1 {
				cell-id = <0x4e>;
				label = "mas-xm-sdc1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xa>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3ed>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x12>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3ee>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xd>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3ef>;

				qcom,node-qos-clks {
					clocks = <0x2f 0x9>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-usb2 {
				cell-id = <0xa9>;
				label = "mas-xm-usb2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x11>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3f0>;

				qcom,node-qos-clks {
					clocks = <0x2f 0xb>;
					clock-names = "clk-aggre-usb2-sec-axi-no-rate";
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x9>;
				qcom,connections = <0x17a>;
				qcom,bus-dev = <0x179>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x3f1>;

				qcom,node-qos-clks {
					clocks = <0x2f 0xc>;
					clock-names = "clk-aggre-usb3-prim-axi-no-rate";
				};
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x180>;
				qcom,bus-dev = <0x181>;
				qcom,bcms = <0x182>;
				phandle = <0x3f2>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x180>;
				qcom,bus-dev = <0x181>;
				qcom,bcms = <0x182>;
				phandle = <0x3f3>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x180>;
				qcom,bus-dev = <0x181>;
				qcom,bcms = <0x182>;
				phandle = <0x3f4>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x183>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x3f5>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3 0x1a4 0x1a5 0x1a6 0x1a7 0x1a8 0x1a9 0x1aa 0x1ab 0x1ac>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1f0>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x183 0x196 0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3 0x1a4 0x1a5 0x1a6 0x1a7 0x1a8 0x1a9 0x1aa 0x1ab 0x1ac>;
				qcom,bus-dev = <0x184>;
				phandle = <0x3f6>;
			};

			mas-qhm-cnoc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1ad 0x1ae>;
				qcom,bus-dev = <0x1af>;
				phandle = <0x1e0>;
			};

			mas-acm-apps {
				cell-id = <0x1>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x60 0x62>;
				qcom,connections = <0x1b0 0x1b1 0x1b2>;
				qcom,bus-dev = <0x1b3>;
				qcom,bcms = <0x1b4>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x3f7>;
			};

			mas-acm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-acm-gpu-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x160>;
				qcom,connections = <0x1b0 0x1b1>;
				qcom,bus-dev = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x6>;
				phandle = <0x3f8>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x180>;
				qcom,connections = <0x1b0 0x1b1>;
				qcom,bus-dev = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x6>;
				phandle = <0x3f9>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1b5 0x1b6>;
				qcom,bus-dev = <0x1b3>;
				phandle = <0x1e4>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x1b0 0x1b1>;
				qcom,bus-dev = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x3fa>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x80>;
				qcom,connections = <0x1b0>;
				qcom,bus-dev = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x1ee>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x140>;
				qcom,connections = <0x1b0 0x1b1>;
				qcom,bus-dev = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x1ed>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x1b0>;
				qcom,bus-dev = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x1f3>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x1b0>;
				qcom,bus-dev = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x1f1>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1b7>;
				qcom,bus-dev = <0x1b8>;
				phandle = <0x3fb>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x1b9>;
				qcom,bus-dev = <0x1ba>;
				phandle = <0x1e7>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1bb>;
				qcom,bus-dev = <0x1bc>;
				phandle = <0x1e1>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0x1bd>;
				qcom,bus-dev = <0x1bc>;
				qcom,bcms = <0x182>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x3fc>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x1bd>;
				qcom,bus-dev = <0x1bc>;
				qcom,bcms = <0x182>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x3fd>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x1be>;
				qcom,bus-dev = <0x1bc>;
				qcom,bcms = <0x1bf>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x3fe>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x1bd>;
				qcom,bus-dev = <0x1bc>;
				qcom,bcms = <0x182>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x3ff>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x1be>;
				qcom,bus-dev = <0x1bc>;
				qcom,bcms = <0x182>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x400>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x1be>;
				qcom,bus-dev = <0x1bc>;
				qcom,bcms = <0x1c0>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x401>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,connections = <0x1be>;
				qcom,bus-dev = <0x1bc>;
				qcom,bcms = <0x1c0>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x402>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1c1>;
				qcom,bus-dev = <0x1c2>;
				phandle = <0x1e2>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1c3 0x1c4 0x1c5 0x1c6 0x1c7 0x1c8 0x1c9 0x1ca>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1cb>;
				phandle = <0x1da>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1c4 0x1c6 0x1c7 0x1c8 0x1c9 0x1ca>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1cc>;
				phandle = <0x1e5>;
			};

			mas-qnm-gemnoc-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-gemnoc-pcie";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1c5>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1cd>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x1e9>;
			};

			mas-qnm-lpass-anoc {
				cell-id = <0xa8>;
				label = "mas-qnm-lpass-anoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1c3 0x1c4 0x1c5 0x1c6 0x1c7 0x1c8 0x1ca>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1ce>;
				phandle = <0x1db>;
			};

			mas-qnm-pcie-anoc {
				cell-id = <0x8c>;
				label = "mas-qnm-pcie-anoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1c3 0x1c6 0x1c7 0x1c8 0x1ca>;
				qcom,bus-dev = <0x1c2>;
				phandle = <0x1dc>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0x1c6 0x1cf>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1d0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x403>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x1c6 0x1cf>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1d0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x404>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				qcom,buswidth = <0x1>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1ba>;
				qcom,bcms = <0x1d1>;
				phandle = <0x405>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x80>;
				qcom,connections = <0x1d2>;
				qcom,bus-dev = <0x1d3>;
				phandle = <0x1fd>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x140>;
				qcom,connections = <0x1d2>;
				qcom,bus-dev = <0x1d3>;
				phandle = <0x1fb>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x1d4>;
				qcom,bus-dev = <0x1d5>;
				phandle = <0x1f8>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x1d6>;
				qcom,bus-dev = <0x1d7>;
				qcom,bcms = <0x1d8>;
				phandle = <0x406>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x1d9>;
				qcom,bus-dev = <0x1d7>;
				qcom,bcms = <0x1d8>;
				phandle = <0x407>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1da>;
				phandle = <0x17a>;
			};

			slv-qns-lpass-snoc {
				cell-id = <0x322>;
				label = "slv-qns-lpass-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1db>;
				phandle = <0x17e>;
			};

			slv-qns-pcie-snoc {
				cell-id = <0x2e9>;
				label = "slv-qns-pcie-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1dc>;
				qcom,bcms = <0x1dd>;
				phandle = <0x17f>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x1de>;
				phandle = <0x178>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x181>;
				phandle = <0x180>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,connections = <0x1df>;
				qcom,bcms = <0x185>;
				phandle = <0x1a0>;
			};

			slv-qhs-ahb2phy-east {
				cell-id = <0x318>;
				label = "slv-qhs-ahb2phy-east";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x17b>;
				phandle = <0x190>;
			};

			slv-qhs-ahb2phy-west {
				cell-id = <0x319>;
				label = "slv-qhs-ahb2phy-west";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x17b>;
				phandle = <0x19e>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x19b>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a1>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x187>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x19a>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x19f>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a8>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a6>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,connections = <0x1e0>;
				qcom,bcms = <0x185>;
				phandle = <0x195>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x193>;
			};

			slv-qhs-emac-avb-cfg {
				cell-id = <0x30d>;
				label = "slv-qhs-emac-avb-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x18d>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x18f>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x197>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1ac>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x199>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,connections = <0x1e1>;
				qcom,bcms = <0x185>;
				phandle = <0x189>;
			};

			slv-qhs-pcie-config {
				cell-id = <0x28d>;
				label = "slv-qhs-pcie-config";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x18e>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a7>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a2>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x192>;
			};

			slv-qhs-qspi {
				cell-id = <0x310>;
				label = "slv-qhs-qspi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x17b>;
				phandle = <0x1a4>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a9>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1aa>;
			};

			slv-qhs-sdc1 {
				cell-id = <0x25e>;
				label = "slv-qhs-sdc1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x17b>;
				phandle = <0x18a>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x17b>;
				phandle = <0x188>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,connections = <0x1e2>;
				qcom,bcms = <0x185>;
				phandle = <0x196>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a5>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x194>;
			};

			slv-qhs-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-qhs-tlmm-east";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x18c>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x186>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x191>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x18b>;
			};

			slv-qhs-usb2 {
				cell-id = <0x325>;
				label = "slv-qhs-usb2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1ab>;
			};

			slv-qhs-usb3 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x19c>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x198>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x1a3>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,connections = <0x1e3>;
				qcom,bcms = <0x185>;
				phandle = <0x183>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x184>;
				qcom,bcms = <0x185>;
				phandle = <0x19d>;
			};

			slv-qhs-dc-noc-gemnoc {
				cell-id = <0x323>;
				label = "slv-qhs-dc-noc-gemnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1af>;
				qcom,connections = <0x1e4>;
				phandle = <0x1ae>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1af>;
				phandle = <0x1ad>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b3>;
				phandle = <0x1b6>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b3>;
				qcom,connections = <0x1e5>;
				qcom,bcms = <0x1e6>;
				phandle = <0x1b1>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b3>;
				qcom,connections = <0x1e7>;
				qcom,bcms = <0x1e8>;
				phandle = <0x1b0>;
			};

			slv-qns-sys-pcie {
				cell-id = <0x324>;
				label = "slv-qns-sys-pcie";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b3>;
				qcom,connections = <0x1e9>;
				phandle = <0x1b2>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b3>;
				phandle = <0x1b5>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b8>;
				qcom,bcms = <0x1ea>;
				phandle = <0x1b7>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x1ba>;
				qcom,bcms = <0x1eb 0x1ec>;
				phandle = <0x1b9>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1bc>;
				qcom,connections = <0x1ed>;
				qcom,bcms = <0x1bf>;
				phandle = <0x1be>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1bc>;
				qcom,connections = <0x1ee>;
				qcom,bcms = <0x1ef>;
				phandle = <0x1bd>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1bc>;
				phandle = <0x1bb>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				phandle = <0x1c7>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				qcom,connections = <0x1f0>;
				qcom,bcms = <0x1de>;
				phandle = <0x1c8>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				qcom,connections = <0x1f1>;
				qcom,bcms = <0x1f2>;
				phandle = <0x1c3>;
			};

			slv-qns-memnoc-gc {
				cell-id = <0x306>;
				label = "slv-qns-memnoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				qcom,connections = <0x1f3>;
				qcom,bcms = <0x1f4>;
				phandle = <0x1cf>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1f5>;
				phandle = <0x1c6>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1f6>;
				phandle = <0x1c4>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				phandle = <0x1c1>;
			};

			slv-xs-pcie {
				cell-id = <0x299>;
				label = "slv-xs-pcie";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1cd>;
				phandle = <0x1c5>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				qcom,bcms = <0x1f7>;
				phandle = <0x1ca>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c2>;
				phandle = <0x1c9>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1d3>;
				qcom,connections = <0x1f8>;
				qcom,bcms = <0x1f9>;
				phandle = <0x1d2>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x1d5>;
				qcom,bcms = <0x1fa>;
				phandle = <0x1d4>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1d7>;
				qcom,connections = <0x1fb>;
				qcom,bcms = <0x1fc>;
				phandle = <0x1d9>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1d7>;
				qcom,connections = <0x1fd>;
				qcom,bcms = <0x1fe>;
				phandle = <0x1d6>;
			};
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc", "qcom,sm6150-vidc";
			status = "ok";
			reg = <0xaa00000 0x200000>;
			interrupts = <0x0 0xae 0x4>;
			venus-supply = <0x88>;
			venus-core0-supply = <0x1ff>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			clocks = <0x30 0x9 0x30 0x6 0x30 0x8 0x30 0x5 0x30 0x4>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x11e1a300 0x16a65700 0x18701a80>;
			qcom,cx-ipeak-data = <0xe1 0x4>;
			qcom,clock-freq-threshold = <0x1b6b0b00>;
			phandle = <0x408>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "vidc-ar50-ddr";
				qcom,bus-range-kbps = <0x3e8 0x207880>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x37 0xe40 0x20>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x37 0xe61 0x4>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x37 0xe63 0x0>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x37 0xe44 0x20>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0x200>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x20a>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x20b>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x201>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x202>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x20c>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x409>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x206>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x203>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x204>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x265>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x208>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			phandle = <0x245>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x20d>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x205>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x243>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x244>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x40a>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x20e>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x20f>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x210>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x211>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x212>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x40b>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x40c>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x230>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x231>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x232>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x233>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x234>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x40d>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x40e>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x235>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x237>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x239>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x23b>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x23d>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x23f>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x241>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x242>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x236>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x238>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x23a>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x23c>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x23e>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x240>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x209>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x40f>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x410>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x411>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x412>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x413>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x414>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x415>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x416>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x417>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x418>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x419>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x41a>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x41b>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x220>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x221>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x223>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x222>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x41c>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x41d>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x41e>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x41f>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x420>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x421>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x218>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x219>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x21a>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x21b>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x21c>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x21d>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x21e>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x21f>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x224>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x225>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x207>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			status = "ok";
			phandle = <0x422>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x2>;
				qcom,smmu-enabled;
				iommus = <0x37 0x1721 0x0>;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,iova-start-addr = <0x20000000>;
				phandle = <0x423>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				status = "disabled";
				phandle = <0x424>;

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					status = "disabled";
					phandle = <0x425>;

					tx-macro@62ec0000 {
						phandle = <0x426>;

						tx_swr_master {
							phandle = <0x427>;
						};
					};

					rx-macro@62ee0000 {
						phandle = <0x428>;

						rx_swr_master {
							phandle = <0x429>;
						};
					};

					wsa-macro@62f00000 {
						phandle = <0x42a>;

						wsa_swr_master {
							phandle = <0x42b>;
						};
					};
				};

				sound {
					compatible = "qcom,sm6150-asoc-snd";
					qcom,mi2s-audio-intf = <0x1>;
					qcom,auxpcm-audio-intf = <0x1>;
					qcom,wcn-btfm = <0x1>;
					asoc-platform = <0x200 0x201 0x202 0x203 0x204 0x205 0x206 0x207 0x208 0x209 0x20a 0x20b 0x20c>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					asoc-cpu = <0x20d 0x20e 0x20f 0x210 0x211 0x212 0x213 0x214 0x215 0x216 0x217 0x218 0x219 0x21a 0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x221 0x222 0x223 0x224 0x225 0x226 0x227 0x228 0x229 0x22a 0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232 0x233 0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e 0x23f 0x240 0x241 0x242>;
					asoc-cpu-names = "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118";
					status = "disabled";
					phandle = <0x42c>;
				};
			};

			sound-adp-star {
				status = "ok";
				compatible = "qcom,sa8155-asoc-snd-adp-star";
				qcom,model = "sa8155-adp-star-snd-card";
				qcom,mi2s-audio-intf;
				qcom,auxpcm-audio-intf;
				qcom,msm-mi2s-master = <0x1 0x1 0x1 0x1 0x1>;
				asoc-platform = <0x200 0x201 0x202 0x203 0x204 0x205 0x206 0x207 0x208 0x209 0x20a 0x20b 0x20c 0x243 0x244>;
				asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq", "msm-pcm-loopback.1", "msm-pcm-dtmf";
				asoc-cpu = <0x245 0x20d 0x20e 0x20f 0x210 0x211 0x212 0x213 0x214 0x215 0x216 0x217 0x218 0x219 0x21a 0x21b 0x21c 0x21d 0x21e 0x21f 0x224 0x225 0x226 0x246 0x247 0x248 0x227 0x249 0x24a 0x24b 0x228 0x24c 0x24d 0x24e 0x229 0x24f 0x250 0x251 0x22a 0x252 0x253 0x254 0x255 0x22b 0x256 0x257 0x258 0x22c 0x259 0x25a 0x25b 0x22d 0x25c 0x25d 0x25e 0x22e 0x25f 0x260 0x261 0x22f 0x262 0x263 0x264>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36866", "msm-dai-q6-tdm.36868", "msm-dai-q6-tdm.36870", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36867", "msm-dai-q6-tdm.36869", "msm-dai-q6-tdm.36871", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36882", "msm-dai-q6-tdm.36884", "msm-dai-q6-tdm.36886", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36883", "msm-dai-q6-tdm.36885", "msm-dai-q6-tdm.36887", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36898", "msm-dai-q6-tdm.36900", "msm-dai-q6-tdm.36902", "msm-dai-q6-tdm.36904", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36899", "msm-dai-q6-tdm.36901", "msm-dai-q6-tdm.36903", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36914", "msm-dai-q6-tdm.36916", "msm-dai-q6-tdm.36918", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36915", "msm-dai-q6-tdm.36917", "msm-dai-q6-tdm.36919", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36930", "msm-dai-q6-tdm.36932", "msm-dai-q6-tdm.36934", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36931", "msm-dai-q6-tdm.36933", "msm-dai-q6-tdm.36935";
				asoc-codec = <0x265>;
				asoc-codec-names = "msm-stub-codec.1";
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x213>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x214>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x215>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x216>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x217>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x42d>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000 0x9002 0x9004 0x9006>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x0>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			phandle = <0x42e>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x226>;
			};

			qcom,msm-dai-q6-tdm-pri-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9002>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x246>;
			};

			qcom,msm-dai-q6-tdm-pri-rx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9004>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x247>;
			};

			qcom,msm-dai-q6-tdm-pri-rx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9006>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x248>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001 0x9003 0x9005 0x9007>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x0>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			phandle = <0x42f>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x227>;
			};

			qcom,msm-dai-q6-tdm-pri-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9003>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x249>;
			};

			qcom,msm-dai-q6-tdm-pri-tx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9005>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x24a>;
			};

			qcom,msm-dai-q6-tdm-pri-tx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9007>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x24b>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010 0x9012 0x9014 0x9016>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x430>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x228>;
			};

			qcom,msm-dai-q6-tdm-sec-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9012>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x24c>;
			};

			qcom,msm-dai-q6-tdm-sec-rx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9014>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x24d>;
			};

			qcom,msm-dai-q6-tdm-sec-rx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9016>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x24e>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011 0x9013 0x9015 0x9017>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x431>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x229>;
			};

			qcom,msm-dai-q6-tdm-sec-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9013>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x24f>;
			};

			qcom,msm-dai-q6-tdm-sec-tx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9015>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x250>;
			};

			qcom,msm-dai-q6-tdm-sec-tx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9017>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x251>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x5>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020 0x9022 0x9024 0x9026 0x9028>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x432>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x22a>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9022>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x252>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9024>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x253>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9026>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x254>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-4 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9028>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x255>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021 0x9023 0x9025 0x9027>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x433>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x22b>;
			};

			qcom,msm-dai-q6-tdm-tert-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9023>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x256>;
			};

			qcom,msm-dai-q6-tdm-tert-tx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9025>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x257>;
			};

			qcom,msm-dai-q6-tdm-tert-tx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9027>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x258>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030 0x9032 0x9034 0x9036>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x434>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x22c>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9032>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x259>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9034>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x25a>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9036>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x25b>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031 0x9033 0x9035 0x9037>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x435>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x22d>;
			};

			qcom,msm-dai-q6-tdm-quat-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9033>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x25c>;
			};

			qcom,msm-dai-q6-tdm-quat-tx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9035>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x25d>;
			};

			qcom,msm-dai-q6-tdm-quat-tx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9037>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x25e>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040 0x9042 0x9044 0x9046>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x436>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x22e>;
			};

			qcom,msm-dai-q6-tdm-quin-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9042>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x25f>;
			};

			qcom,msm-dai-q6-tdm-quin-rx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9044>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x260>;
			};

			qcom,msm-dai-q6-tdm-quin-rx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9046>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x261>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041 0x9043 0x9045 0x9047>;
			qcom,msm-cpudai-tdm-clk-rate = <0xbb8000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x0>;
			qcom,msm-cpudai-tdm-data-delay = <0x0>;
			phandle = <0x437>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x22f>;
			};

			qcom,msm-dai-q6-tdm-quin-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9043>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x262>;
			};

			qcom,msm-dai-q6-tdm-quin-tx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9045>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x263>;
			};

			qcom,msm-dai-q6-tdm-quin-tx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9047>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x264>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x438>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x439>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x43a>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x43b>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x43c>;
		};

		qcom,avtimer@62CF7000 {
			compatible = "qcom,avtimer";
			reg = <0x62cf700c 0x4 0x62cf7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
		};

		lpass_core_hw_vote {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x9>;
			#clock-cells = <0x1>;
			phandle = <0x43d>;
		};

		qcom,mdss_dsi_pll@ae94400 {
			compatible = "qcom,mdss_dsi_pll_14nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0xae94400 0x588 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x32 0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			memory-region = <0x266>;
			gdsc-supply = <0xa4>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x27f>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dp_pll@88e9000 {
			compatible = "qcom,mdss_dp_pll_14nm";
			label = "MDSS DP PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x88e9c00 0x200 0x88e9000 0x200 0x88e9400 0x200 0x88e9800 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";
			clocks = <0x32 0x1 0x36 0x0 0x2f 0xe 0x2f 0x1b 0x2f 0x9b>;
			clock-names = "iface_clk", "ref_clk_src", "cfg_ahb_clk", "gcc_iface", "ref_clk";
			clock-rate = <0x0>;
			gdsc-supply = <0xa4>;
			phandle = <0x26d>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			clocks = <0x2f 0x1b 0x2f 0x1d 0x32 0x1 0x32 0x13 0x32 0x1d 0x32 0x15 0x32 0x19>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0xf424000 0x124f800 0xb71b000>;
			clock-max-rate = <0x0 0x0 0x0 0x124c72c0 0x124f800 0x124c72c0>;
			qcom,dss-cx-ipeak = <0xe1 0x3>;
			interrupts = <0x0 0x53 0x0>;
			interrupt-controller;
			#interrupt-cells = <0x1>;
			iommus = <0x37 0x800 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			#power-domain-cells = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x45c>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1e0>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x0 0x0 0x0>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary", "none", "none", "none", "none", "none";
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "none", "none", "none";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp", "dsi", "none", "dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000>;
			qcom,sde-pp-slave = <0x0 0x0 0x0>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-off = <0x5000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x1f0>;
			qcom,sde-sspp-xin-id = <0x0 0x1 0x5 0x9 0xd>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-smart-dma-priority = <0x5 0x1 0x2 0x3 0x4>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x3 0x0 0x1 0x0 0x0 0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8 0x2c4 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-wb-linewidth = <0x870>;
			qcom,sde-mixer-blendstages = <0x9>;
			qcom,sde-highest-bank-bit = <0x1>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-max-bw-low-kbps = <0x493e00>;
			qcom,sde-max-bw-high-kbps = <0x493e00>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-danger-lut = <0xf 0xffff 0x0 0x0 0xffff>;
			qcom,sde-safe-lut-linear = <0x0 0xfff8>;
			qcom,sde-safe-lut-macrotile = <0x0 0xf000>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xf000>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-safe-lut-cwb = <0x0 0xffff>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qos-lut-cwb = <0x0 0x75300000 0x0>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-version = <0x10001>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-secure-sid-mask = <0x801>;
			connectors = <0x267 0x268 0x269 0x26a>;
			phandle = <0x26b>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40001>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x37 0x801 0x0>;
				phandle = <0x43e>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x493e00 0x16 0x200 0x0 0x493e00>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,mdss_dsi_ext_bridge_1080p {
				qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-t-clk-post = <0x3>;
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				qcom,mdss-dsi-force-clock-lane-hs;
				qcom,mdss-dsi-ext-bridge-mode;
				phandle = <0x27c>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x780>;
						qcom,mdss-dsi-panel-height = <0x438>;
						qcom,mdss-dsi-h-front-porch = <0x58>;
						qcom,mdss-dsi-h-back-porch = <0x94>;
						qcom,mdss-dsi-h-pulse-width = <0x2c>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x24>;
						qcom,mdss-dsi-v-front-porch = <0x4>;
						qcom,mdss-dsi-v-pulse-width = <0x5>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,display-topology = <0x1 0x0 0x1>;
						qcom,default-topology-index = <0x0>;
					};
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			qcom,sde-rsc-version = <0x2>;
			vdd-supply = <0xa4>;
			clocks = <0x32 0x1c 0x32 0x16 0x32 0x1b>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clock-rate = <0x0 0x0 0x0>;
			qcom,sde-dram-channels = <0x2>;
			mboxes = <0x175 0x0>;
			mbox-names = "disp_rsc";
			phandle = <0x267>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x0 0x0 0x4e23 0x5023 0x0 0x493e00 0x4e23 0x5023 0x0 0x493e00>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x0 0x0 0x4e21 0x5021 0x0 0x61a800 0x4e21 0x5021 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			#list-cells = <0x1>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-highest-bank-bit = <0x1>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			rot-vdd-supply = <0xa4>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x2f 0x1b 0x32 0x1 0x32 0x19>;
			clock-names = "gcc_iface", "iface_clk", "rot_clk";
			interrupt-parent = <0x26b>;
			interrupts = <0x2 0x0>;
			power-domains = <0x26b>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-qos-cpu-mask = <0xf>;
			qcom,mdss-rot-qos-cpu-dma-latency = <0x4b>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			cache-slice-names = "rotator";
			cache-slices = <0xe2 0x4>;
			status = "disabled";
			phandle = <0x43f>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
				phandle = <0x440>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x37 0xc40 0x0>;
				phandle = <0x441>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x37 0xc41 0x0>;
				phandle = <0x442>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-0";
			cell-index = <0x0>;
			reg = <0xae94000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x26b>;
			interrupts = <0x4 0x0>;
			vdda-1p2-supply = <0x26c>;
			clocks = <0x32 0x3 0x32 0x4 0x32 0x5 0x32 0x17 0x32 0x18 0x32 0x11>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			qcom,split-link-supported;
			phandle = <0x27d>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v2.0";
			label = "dsi-phy-0";
			cell-index = <0x0>;
			reg = <0xae94400 0x588 0xae01400 0x100 0xae94200 0x100>;
			reg-names = "dsi_phy", "phy_clamp_base", "dyn_refresh_base";
			vdda-0p9-supply = <0xe7>;
			qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
			qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,panel-force-clock-lane-hs;
			phandle = <0x27e>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xee098>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x26e>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x443>;
			};
		};

		qcom,dp_display@0 {
			cell-index = <0x0>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x26c>;
			vdda-0p9-supply = <0xe7>;
			reg = <0xae90000 0xf4 0xae90200 0xc0 0xae90400 0x5e0 0xae90a00 0x98 0x88e9000 0x17c 0x88e9400 0x10c 0x88e9800 0x10c 0xaf02000 0x1a0 0x780000 0x621c 0x88e9c30 0x10 0xaee1000 0x34 0x1fcb200 0x50 0xae91000 0x98>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "hdcp_physical", "dp_tcsr", "dp_p1";
			interrupt-parent = <0x26b>;
			interrupts = <0xc 0x0>;
			clocks = <0x32 0x6 0x36 0x0 0x2f 0xe 0x2f 0x9b 0x32 0xa 0x32 0xc 0x32 0xf 0x32 0xd 0x32 0x8 0x32 0x10 0x26d 0x4 0x32 0xe 0x26d 0x4>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_ahb_clk", "core_usb_sec_ref_clk", "link_clk", "link_iface_clk", "strm0_pixel_clk", "strm1_pixel_clk", "crypto_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "pixel1_parent";
			qcom,phy-version = <0x200>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 00];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,logical2physical-lane-map = <0x3020001>;
			qcom,max-lclk-frequency-khz = <0x83d60>;
			qcom,max-pclk-frequency-khz = <0x30d40>;
			qcom,ext-disp = <0x26e>;
			qcom,mux-sel-gpio = <0x8a 0x31 0x0>;
			qcom,usbplug-cc-gpio = <0x8a 0x68 0x0>;
			pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
			pinctrl-0 = <0x26f>;
			pinctrl-1 = <0x26f>;
			pinctrl-2 = <0x270 0x271 0x272>;
			pinctrl-3 = <0x272>;
			pinctrl-4 = <0x273>;
			qcom,dp-hpd-gpio = <0xb2 0x8 0x0>;
			qcom,mst-enable;
			phandle = <0x26a>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x274 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x275 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x276 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x277 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		rpmh-regulator-smpa2 {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "cx.lvl";

			regulator-pm6155-1-s2-level {
				regulator-name = "pm6155_1_s2_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x1c>;
			};

			regulator-pm6155-1-s2-level-ao {
				regulator-name = "pm6155_1_s2_level_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x1d>;
			};
		};

		rpmh-regulator-smpa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "smpa3";

			regulator-pm6155-1-s3 {
				regulator-name = "pm6155_1_s3";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x9eb10>;
				qcom,init-voltage = <0x927c0>;
				phandle = <0x444>;
			};
		};

		rpmh-regulator-smpa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "smpa4";

			regulator-pm6155-1-s4 {
				regulator-name = "pm6155_1_s4";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1be888>;
				qcom,init-voltage = <0x1b7740>;
				phandle = <0xf1>;
			};
		};

		rpmh-regulator-smpa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "smpa6";

			regulator-pm6155-1-s6 {
				regulator-name = "pm6155_1_s6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xe7338>;
				regulator-max-microvolt = <0x156c60>;
				qcom,init-voltage = <0xe7338>;
				phandle = <0x445>;
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l7 {
				regulator-name = "pm6155_1_l7";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cfde0>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x446>;
			};
		};

		rpmh-regulator-ldoa8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x0>;
			qcom,resource-name = "ldoa8";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6155-1-l8 {
				regulator-name = "pm6155_1_l8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x118c30>;
				regulator-max-microvolt = <0x149970>;
				qcom,init-voltage = <0x118c30>;
				qcom,init-mode = <0x2>;
				phandle = <0x447>;
			};
		};

		vreg_conn_1p8 {
			compatible = "regulator-fixed";
			regulator-name = "vreg_conn_1p8";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			gpio = <0x278 0x1 0x0>;
			phandle = <0x27b>;
		};

		vreg_conn_pa {
			compatible = "regulator-fixed";
			regulator-name = "vreg_conn_pa";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			gpio = <0x278 0x6 0x0>;
			phandle = <0x27a>;
		};

		bt_qca6174 {
			compatible = "qca,qca6174";
			pinctrl-names = "default";
			pinctrl-0 = <0x279>;
			qca,bt-reset-gpio = <0x8a 0x55 0x0>;
			qca,bt-vdd-pa-supply = <0x27a>;
			qca,bt-chip-pwd-supply = <0x27b>;
			status = "disabled";
			phandle = <0x448>;
		};

		qcom,dsi-display@17 {
			label = "dsi_anx_7625_1";
			qcom,dsi-display-active;
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x0>;
			qcom,dsi-phy-num = <0x0>;
			qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
			qcom,dsi-panel = <0x27c>;
			phandle = <0x280>;
		};

		qcom,dsi-display@1 {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x27d>;
			qcom,dsi-phy = <0x27e>;
			clocks = <0x27f 0x0 0x27f 0x2>;
			clock-names = "mux_byte_clk0", "mux_pixel_clk0";
			qcom,dsi-display-list = <0x280>;
			phandle = <0x268>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x281>;
						phandle = <0xb3>;
					};
				};
			};
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x0>;
			label = "wb_display";
			phandle = <0x269>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x0>;
			reg = <0x1c08000 0x4000 0x1c0e000 0x1000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000 0x40200000 0x100000 0x40300000 0x1fd00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "io", "bars";
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			interrupt-parent = <0x282>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x19 0x0 0x8d 0x0 0x0 0x0 0x0 0x1 0x19 0x0 0x95 0x0 0x0 0x0 0x0 0x2 0x19 0x0 0x96 0x0 0x0 0x0 0x0 0x3 0x19 0x0 0x97 0x0 0x0 0x0 0x0 0x4 0x19 0x0 0x98 0x0 0x0 0x0 0x0 0x5 0x19 0x0 0x8c 0x0 0x0 0x0 0x0 0x6 0x19 0x0 0x300 0x0 0x0 0x0 0x0 0x7 0x19 0x0 0x301 0x0 0x0 0x0 0x0 0x8 0x19 0x0 0x302 0x0 0x0 0x0 0x0 0x9 0x19 0x0 0x303 0x0 0x0 0x0 0x0 0xa 0x19 0x0 0x304 0x0 0x0 0x0 0x0 0xb 0x19 0x0 0x305 0x0 0x0 0x0 0x0 0xc 0x19 0x0 0x306 0x0 0x0 0x0 0x0 0xd 0x19 0x0 0x307 0x0 0x0 0x0 0x0 0xe 0x19 0x0 0x308 0x0 0x0 0x0 0x0 0xf 0x19 0x0 0x309 0x0 0x0 0x0 0x0 0x10 0x19 0x0 0x30a 0x0 0x0 0x0 0x0 0x11 0x19 0x0 0x30b 0x0 0x0 0x0 0x0 0x12 0x19 0x0 0x30c 0x0 0x0 0x0 0x0 0x13 0x19 0x0 0x30d 0x0 0x0 0x0 0x0 0x14 0x19 0x0 0x30e 0x0 0x0 0x0 0x0 0x15 0x19 0x0 0x30f 0x0 0x0 0x0 0x0 0x16 0x19 0x0 0x310 0x0 0x0 0x0 0x0 0x17 0x19 0x0 0x311 0x0 0x0 0x0 0x0 0x18 0x19 0x0 0x312 0x0 0x0 0x0 0x0 0x19 0x19 0x0 0x313 0x0 0x0 0x0 0x0 0x1a 0x19 0x0 0x314 0x0 0x0 0x0 0x0 0x1b 0x19 0x0 0x315 0x0 0x0 0x0 0x0 0x1c 0x19 0x0 0x316 0x0 0x0 0x0 0x0 0x1d 0x19 0x0 0x317 0x0 0x0 0x0 0x0 0x1e 0x19 0x0 0x318 0x0 0x0 0x0 0x0 0x1f 0x19 0x0 0x319 0x0 0x0 0x0 0x0 0x20 0x19 0x0 0x31a 0x0 0x0 0x0 0x0 0x21 0x19 0x0 0x31b 0x0 0x0 0x0 0x0 0x22 0x19 0x0 0x31c 0x0 0x0 0x0 0x0 0x23 0x19 0x0 0x31d 0x0 0x0 0x0 0x0 0x24 0x19 0x0 0x31e 0x0 0x0 0x0 0x0 0x25 0x19 0x0 0x31f 0x0>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_global_int", "msi_0", "msi_1", "msi_2", "msi_3", "msi_4", "msi_5", "msi_6", "msi_7", "msi_8", "msi_9", "msi_10", "msi_11", "msi_12", "msi_13", "msi_14", "msi_15", "msi_16", "msi_17", "msi_18", "msi_19", "msi_20", "msi_21", "msi_22", "msi_23", "msi_24", "msi_25", "msi_26", "msi_27", "msi_28", "msi_29", "msi_30", "msi_31";
			qcom,phy-sequence = <0x800 0x1 0x0 0x804 0x3 0x0 0x34 0x18 0x0 0x38 0x10 0x0 0x294 0x6 0x0 0xc8 0x1 0x0 0x128 0x0 0x0 0x144 0xff 0x0 0x148 0x1f 0x0 0x70 0xf 0x0 0x48 0xf 0x0 0x178 0x0 0x0 0x19c 0x1 0x0 0x18c 0x20 0x0 0x184 0xa 0x0 0xb4 0x20 0x0 0xc 0x9 0x0 0xac 0x4 0x0 0xd0 0x82 0x0 0xe4 0x3 0x0 0xe0 0x55 0x0 0xdc 0x55 0x0 0x54 0x0 0x0 0x50 0xd 0x0 0x4c 0x4 0x0 0x174 0x33 0x0 0x3c 0x2 0x0 0x40 0x1f 0x0 0x78 0xb 0x0 0x84 0x16 0x0 0x90 0x28 0x0 0x10c 0x0 0x0 0x108 0x80 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x2 0x0 0x18 0x0 0x0 0x24 0x2f 0x0 0x28 0x19 0x0 0x268 0x45 0x0 0x194 0x6 0x0 0x24c 0x2 0x0 0x2ac 0x12 0x0 0x510 0x1c 0x0 0x51c 0x14 0x0 0x4d8 0x1 0x0 0x4dc 0x0 0x0 0x4e0 0xdb 0x0 0x448 0x4b 0x0 0x41c 0x4 0x0 0x410 0x4 0x0 0x74 0x19 0x0 0x854 0x4 0x0 0x9ac 0x0 0x0 0x8a0 0x40 0x0 0x9e0 0x0 0x0 0x9dc 0x40 0x0 0x9a8 0x0 0x0 0x8a4 0x40 0x0 0x8a8 0x73 0x0 0x518 0x99 0x0 0x824 0x15 0x0 0x828 0xe 0x0 0x9b0 0x7 0x0 0x800 0x0 0x0 0x808 0x3 0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x283 0x284 0x285>;
			perst-gpio = <0x8a 0x65 0x0>;
			wake-gpio = <0x8a 0x64 0x0>;
			gdsc-vdd-supply = <0x286>;
			vreg-1.8-supply = <0xe8>;
			vreg-0.9-supply = <0xe7>;
			vreg-cx-supply = <0x1c>;
			qcom,vreg-1.8-voltage-level = <0x1b7740 0x1b7740 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xe1d48 0xe1d48 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x0>;
			qcom,no-l0s-supported;
			qcom,max-link-speed = <0x2>;
			qcom,ep-latency = <0xa>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,phy-status-offset = <0x974>;
			qcom,phy-power-down-offset = <0x804>;
			qcom,boot-option = <0x1>;
			linux,pci-domain = <0x0>;
			qcom,msi-gicm-addr = <0x17a00040>;
			qcom,msi-gicm-base = <0x320>;
			qcom,pcie-phy-ver = <0x10>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x400>;
			iommu-map = <0x0 0x37 0x400 0x1 0x100 0x37 0x401 0x1 0x200 0x37 0x402 0x1 0x300 0x37 0x403 0x1 0x400 0x37 0x404 0x1 0x500 0x37 0x405 0x1 0x600 0x37 0x406 0x1 0x700 0x37 0x407 0x1 0x800 0x37 0x408 0x1 0x900 0x37 0x409 0x1 0xa00 0x37 0x40a 0x1 0xb00 0x37 0x40b 0x1 0xc00 0x37 0x40c 0x1 0xd00 0x37 0x40d 0x1 0xe00 0x37 0x40e 0x1 0xf00 0x37 0x40f 0x1>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x1f4 0x320>;
			clocks = <0x2f 0x3d 0x36 0x0 0x2f 0x38 0x2f 0x3a 0x2f 0x3c 0x2f 0x3e 0x2f 0x3b 0x2f 0x3f 0x2f 0x37 0x2f 0x40>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			resets = <0x2f 0x6 0x2f 0x7>;
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			phandle = <0x282>;
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		serial0 = "/soc/qcom,qup_uart@0x880000";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		spi0 = "/soc/spi@a80000";
		i2c0 = "/soc/i2c@a84000";
		i2c1 = "/soc/i2c@884000";
		i2c2 = "/soc/i2c@88c000";
		hsuart0 = "/soc/qcom,qup_uart@0xa8c000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000/tx_swr_master";
		pci-domain0 = "/soc/qcom,pcie@1c08000";
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x449>;

		core-cost0 {
			busy-cost-data = <0x493e0 0x18 0x8ca00 0x19 0xb6d00 0x1f 0xf8700 0x36 0x127500 0x4e 0x14cd00 0x69 0x172500 0x74 0x185100 0x8b 0x1a1300 0xa8 0x1b8a00 0xb2>;
			idle-cost-data = <0x10 0xc 0x8 0x6>;
			phandle = <0x2>;
		};

		core-cost1 {
			busy-cost-data = <0x493e0 0xb4 0x9f600 0xec 0xbb800 0x111 0xef100 0x1be 0xf8700 0x1ce 0x127500 0x296 0x14cd00 0x37e 0x172500 0x3dd 0x1a1300 0x4fc 0x1d0100 0x674 0x1ec300 0x7f8 0x203a00 0x8c2 0x21b100 0xa99>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0xc>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x8 0x8ca00 0x8 0xb6d00 0x9 0xf8700 0xc 0x127500 0xf 0x14cd00 0x12 0x172500 0x15 0x185100 0x16 0x1a1300 0x17 0x1b8a00 0x18>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0x3>;
		};

		cluster-cost1 {
			busy-cost-data = <0x493e0 0x1c 0x9f600 0x23 0xbb800 0x24 0xef100 0x30 0xf8700 0x3b 0x127500 0x49 0x14cd00 0x56 0x172500 0x58 0x1a1300 0x60 0x1d0100 0x67 0x1ec300 0x6b 0x203a00 0x70 0x21b100 0x78>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0xd>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x44a>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,avb";
					status = "ok";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x44b>;

		hyp_region@85700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85700000 0x0 0x600000>;
			phandle = <0x44c>;
		};

		xbl_aop_mem@85e00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85e00000 0x0 0x140000>;
			phandle = <0x44d>;
		};

		sec_apps_region@85fff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85fff000 0x0 0x1000>;
			phandle = <0x44e>;
		};

		smem@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86000000 0x0 0x200000>;
			phandle = <0x5f>;
		};

		removed_region@86200000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86200000 0x0 0x4900000>;
			phandle = <0x44f>;
		};

		camera_region@8ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8ab00000 0x0 0x500000>;
			phandle = <0xf2>;
		};

		modem_region@8b000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b000000 0x0 0x7e00000>;
			phandle = <0x82>;
		};

		pil_video_region@92e00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x92e00000 0x0 0x500000>;
			phandle = <0x89>;
		};

		wlan_msa_region@93300000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93300000 0x0 0x200000>;
			phandle = <0x96>;
		};

		cdsp_regions@93500000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93500000 0x0 0x1e00000>;
			phandle = <0x85>;
		};

		pil_adsp_region@95300000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x95300000 0x0 0x1e00000>;
			phandle = <0x7f>;
		};

		ips_fw_region@0x97100000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97100000 0x0 0x10000>;
			phandle = <0x95>;
		};

		ipa_gsi_region@0x97110000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97110000 0x0 0x5000>;
			phandle = <0x450>;
		};

		gpu_region@0x97115000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97115000 0x0 0x2000>;
			phandle = <0x451>;
		};

		qseecom_region@0x9e400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 0x9e400000 0x0 0x1400000>;
			phandle = <0x58>;
		};

		cdsp_sec_regions@0x9f800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x9f800000 0x0 0x1e00000>;
			phandle = <0xfa>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x61>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x400000>;
			phandle = <0xfb>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0xf7>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0xf8>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x8c00000>;
			phandle = <0xf9>;
		};

		cont_splash_region@9c000000 {
			reg = <0x0 0x9c000000 0x0 0x2300000>;
			label = "cont_splash_region";
			phandle = <0x452>;
		};

		wt_region@a4000000 {
			compatible = "wt_share_mem";
			no-map;
			reg = <0x0 0xa4000000 0x0 0x100000>;
			phandle = <0x453>;
		};

		ramoops@a4100000 {
			compatible = "ramoops";
			reg = <0x0 0xa4100000 0x0 0x100000>;
			ecc-size = <0x10>;
			console-size = <0x80000>;
			record-size = <0x40000>;
			ftrace-size = <0x20000>;
			pmsg-size = <0x20000>;
			phandle = <0x454>;
		};

		dfps_data_region@9e300000 {
			reg = <0x0 0x9e300000 0x0 0x100000>;
			label = "dfps_data_region";
			phandle = <0x266>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x2400000>;
			phandle = <0x55>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2000000>;
			linux,cma-default;
		};
	};

	qcom,battery-data {
		qcom,batt-id-range-pct = <0xf>;
		phandle = <0x455>;

		qcom,VSM_V620_JD_4000mAH {
			qcom,max-voltage-uv = <0x432380>;
			qcom,fg-cc-cv-threshold-uv = <0x42fc70>;
			qcom,fastchg-current-ma = <0x7d0>;
			qcom,batt-id-kohm = <0xc8>;
			qcom,battery-beta = <0x109a>;
			qcom,battery-therm-kohm = <0x64>;
			qcom,battery-type = "VSM_V620_Jiade_4000mah";
			qcom,qg-batt-profile-ver = <0x65>;

			qcom,fcc1-temp-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-data = <0xf24 0xf75 0xfc0 0xfd4 0xfde>;
			};

			qcom,fcc2-temp-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-data = <0xfae 0xf34 0xfc2 0xfbb 0xfc4 0xfc2>;
			};

			qcom,pc-temp-v1-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0xa9d2 0xaa91 0xab23 0xab45 0xab4b 0xa898 0xa95b 0xa9ce 0xa9e6 0xa9e6 0xa78e 0xa83d 0xa8b3 0xa8c9 0xa8ca 0xa69d 0xa73a 0xa7ab 0xa7c5 0xa7c7 0xa5b4 0xa647 0xa6af 0xa6c9 0xa6cc 0xa4d1 0xa55a 0xa5bd 0xa5d8 0xa5db 0xa3f6 0xa471 0xa4ce 0xa4eb 0xa4f0 0xa31e 0xa390 0xa3e1 0xa3ff 0xa406 0xa24b 0xa2b4 0xa2fb 0xa319 0xa321 0xa188 0xa1e0 0xa218 0xa238 0xa23f 0xa0e0 0xa11e 0xa13d 0xa15b 0xa15f 0xa032 0xa078 0xa07a 0xa085 0xa088 0x9f4b 0x9fc4 0x9fcb 0x9fb7 0x9fb7 0x9e26 0x9ecb 0x9f08 0x9eef 0x9eee 0x9d22 0x9da6 0x9e0e 0x9e25 0x9e29 0x9c65 0x9cca 0x9d18 0x9d62 0x9d6a 0x9bc7 0x9c30 0x9c6d 0x9cb0 0x9cb6 0x9b43 0x9bab 0x9be6 0x9c0b 0x9c0b 0x9ad2 0x9b2c 0x9b5e 0x9b6c 0x9b67 0x9a64 0x9ab3 0x9ad5 0x9adc 0x9ad4 0x99ed 0x9a35 0x9a43 0x9a4b 0x9a43 0x9974 0x99b4 0x9992 0x9992 0x998d 0x98fe 0x9924 0x98c6 0x98a7 0x98a3 0x988e 0x9856 0x9808 0x97dc 0x97d8 0x9820 0x9759 0x974b 0x9743 0x9744 0x97ad 0x96ae 0x96ae 0x96c4 0x96c8 0x9737 0x964a 0x9653 0x965e 0x965c 0x96c9 0x9603 0x9613 0x960a 0x95fa 0x9662 0x95d1 0x95d3 0x95bb 0x95a4 0x9606 0x95ab 0x9592 0x956e 0x955a 0x95c3 0x9588 0x9557 0x9529 0x9517 0x958b 0x9566 0x951f 0x94ec 0x94d9 0x9562 0x9544 0x94ed 0x94b8 0x94a0 0x9547 0x9524 0x94c1 0x9487 0x946a 0x9532 0x9508 0x94a0 0x945c 0x943a 0x951a 0x94e9 0x947e 0x9433 0x940b 0x9500 0x94cb 0x945a 0x9407 0x93d8 0x94df 0x94a7 0x9434 0x93d9 0x93a4 0x94b2 0x9474 0x9401 0x939e 0x9362 0x9474 0x942b 0x93b6 0x934c 0x930a 0x9425 0x93d2 0x935c 0x92ec 0x92a6 0x93ac 0x9362 0x92f3 0x9286 0x923d 0x9320 0x92dc 0x9275 0x9210 0x91c4 0x9282 0x923b 0x91d6 0x9172 0x9124 0x91ee 0x91a1 0x9141 0x90e4 0x9097 0x9180 0x9137 0x90d6 0x9084 0x9045 0x915a 0x9110 0x90b5 0x9062 0x9029 0x9143 0x90f8 0x90a0 0x904d 0x9012 0x9129 0x90e5 0x908e 0x903a 0x8ffe 0x9102 0x90c8 0x9070 0x9019 0x8fd5 0x907f 0x903a 0x8fca 0x8f56 0x8ef0 0x8ee2 0x8e98 0x8e2c 0x8db2 0x8d48 0x8cae 0x8c65 0x8bf8 0x8b7c 0x8b12 0x89ae 0x8964 0x88f2 0x8879 0x8808 0x84f4 0x84af 0x8440 0x83d1 0x8353 0x7530 0x7530 0x7530 0x7530 0x7530>;
			};

			qcom,pc-temp-v2-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0xab45 0xab36 0xab31 0xaaf5 0xaaf5 0xaae6 0xa97d 0xa997 0xa9af 0xa982 0xa98a 0xa97f 0xa7ee 0xa82a 0xa857 0xa835 0xa843 0xa83c 0xa6a0 0xa6f8 0xa730 0xa715 0xa727 0xa721 0xa584 0xa5f7 0xa632 0xa61e 0xa62f 0xa62b 0xa48d 0xa509 0xa53f 0xa530 0xa541 0xa53d 0xa3c0 0xa41d 0xa44c 0xa442 0xa452 0xa44f 0xa303 0xa33a 0xa360 0xa358 0xa369 0xa365 0xa221 0xa258 0xa27c 0xa273 0xa283 0xa27f 0xa115 0xa16d 0xa19c 0xa190 0xa1a0 0xa19d 0xa035 0xa096 0xa0ca 0xa0b7 0xa0c3 0xa0c0 0x9fb0 0x9ffa 0xa016 0x9ff1 0x9fed 0x9fe9 0x9f35 0x9f7f 0x9f64 0x9f2f 0x9f1d 0x9f18 0x9e35 0x9ecf 0x9e84 0x9e56 0x9e53 0x9e4e 0x9c4a 0x9dad 0x9d75 0x9d66 0x9d8e 0x9d8b 0x9ad2 0x9c78 0x9c90 0x9c96 0x9cd3 0x9cd0 0x9a32 0x9b8d 0x9be9 0x9bf7 0x9c23 0x9c1f 0x99b6 0x9adf 0x9b4f 0x9b68 0x9b7b 0x9b75 0x9913 0x9a33 0x9a9b 0x9ad9 0x9adc 0x9ad6 0x9851 0x995b 0x99d3 0x9a4e 0x9a49 0x9a40 0x979f 0x982c 0x990e 0x99ad 0x99a5 0x999e 0x9705 0x96fb 0x9847 0x98ce 0x98e3 0x98e4 0x967b 0x963c 0x978d 0x97e5 0x981a 0x9822 0x9603 0x95c9 0x96f2 0x972e 0x975c 0x9764 0x9596 0x9558 0x9669 0x968f 0x96a4 0x96a7 0x953d 0x94f9 0x95f1 0x960c 0x9613 0x9612 0x94f8 0x94b9 0x9587 0x95a2 0x95a6 0x95a4 0x94bc 0x9497 0x9526 0x9546 0x954a 0x9547 0x9484 0x9461 0x94c9 0x94f1 0x94f6 0x94ef 0x9451 0x9436 0x9470 0x94a5 0x94aa 0x94a0 0x9421 0x940f 0x942c 0x945f 0x9468 0x945b 0x93f2 0x93ec 0x93f8 0x941e 0x942e 0x9420 0x93c5 0x93ca 0x93cd 0x93e5 0x93f6 0x93e7 0x9393 0x93a9 0x93aa 0x93b3 0x93bc 0x93ab 0x9361 0x9389 0x938e 0x9389 0x9382 0x936d 0x932c 0x9363 0x936c 0x935c 0x9340 0x9325 0x92f3 0x9335 0x9349 0x932e 0x92f6 0x92cb 0x92b8 0x92fd 0x9320 0x92fc 0x92a8 0x9270 0x9278 0x92bb 0x92ea 0x92bb 0x925d 0x921f 0x9236 0x9270 0x92a7 0x926e 0x9212 0x91d3 0x91f3 0x921f 0x9256 0x921c 0x91c4 0x9183 0x91ae 0x91c0 0x91ec 0x91c3 0x9171 0x9133 0x9166 0x915c 0x9175 0x9157 0x9107 0x90c7 0x911e 0x90f5 0x90f2 0x90c9 0x9077 0x9032 0x90cd 0x908f 0x9083 0x904b 0x9006 0x8fce 0x9068 0x9029 0x901b 0x9004 0x8fc8 0x8f92 0x902d 0x8ffb 0x8ffd 0x8ff5 0x8fbc 0x8f88 0x8fe8 0x8fcc 0x8fdb 0x8fe7 0x8fb0 0x8f7a 0x8f93 0x8f91 0x8fa4 0x8fcc 0x8f9a 0x8f62 0x8f06 0x8f2f 0x8f55 0x8f92 0x8f5d 0x8f1a 0x8e10 0x8e62 0x8e99 0x8eb1 0x8e58 0x8df1 0x8c70 0x8ccc 0x8ce7 0x8cee 0x8c7c 0x8c0a 0x8a02 0x8a67 0x8a71 0x8a83 0x8a03 0x8981 0x86a7 0x8706 0x8721 0x8749 0x86b6 0x861f 0x81b8 0x8212 0x822e 0x827f 0x81fb 0x8145 0x70a3 0x6f54 0x6f5b 0x6f90 0x720a 0x70b1>;
			};

			qcom,pc-temp-z1-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x35b4 0x325c 0x2fa3 0x2e5f 0x2df5 0x35c0 0x3265 0x2fbe 0x2e97 0x2e31 0x35b8 0x326c 0x2fbf 0x2e97 0x2e33 0x35b1 0x3272 0x2fbe 0x2e93 0x2e32 0x35b0 0x3277 0x2fb9 0x2e8c 0x2e30 0x35af 0x3272 0x2fb2 0x2e83 0x2e2d 0x35ae 0x325c 0x2fb3 0x2e7d 0x2e2a 0x35a4 0x3248 0x2fb8 0x2e7a 0x2e29 0x358e 0x323e 0x2fbb 0x2e78 0x2e28 0x3582 0x3236 0x2faa 0x2e77 0x2e27 0x3587 0x322f 0x2f97 0x2e75 0x2e25 0x358f 0x3226 0x2f92 0x2e74 0x2e24 0x357f 0x321e 0x2f8f 0x2e72 0x2e23 0x3543 0x3210 0x2f8b 0x2e70 0x2e23 0x3518 0x31f7 0x2f7f 0x2e6f 0x2e23 0x350c 0x31ed 0x2f74 0x2e6e 0x2e24 0x3505 0x31ef 0x2f74 0x2e6e 0x2e25 0x3502 0x31f3 0x2f7b 0x2e70 0x2e26 0x34fc 0x31fc 0x2f81 0x2e71 0x2e28 0x34f6 0x3209 0x2f89 0x2e74 0x2e29 0x34ef 0x3213 0x2f8f 0x2e77 0x2e2b 0x34ea 0x321c 0x2f91 0x2e78 0x2e2c 0x34f0 0x3222 0x2f91 0x2e79 0x2e2e 0x3502 0x3223 0x2f92 0x2e7a 0x2e30 0x3517 0x3225 0x2f95 0x2e7c 0x2e31 0x3526 0x3227 0x2f99 0x2e7f 0x2e33 0x3535 0x3229 0x2f9d 0x2e83 0x2e35 0x353e 0x322d 0x2fa0 0x2e87 0x2e3a 0x3538 0x3236 0x2fa4 0x2e8b 0x2e3e 0x3530 0x3246 0x2fa8 0x2e8e 0x2e41 0x353d 0x324e 0x2fac 0x2e91 0x2e43 0x3560 0x324f 0x2fb1 0x2e95 0x2e46 0x3572 0x3251 0x2fb6 0x2e99 0x2e49 0x3568 0x3254 0x2fbc 0x2e9d 0x2e4d 0x355c 0x325a 0x2fc5 0x2ea1 0x2e51 0x3561 0x3261 0x2fcc 0x2ea6 0x2e55 0x3583 0x327a 0x2fd1 0x2eab 0x2e58 0x35a3 0x3295 0x2fd5 0x2eaf 0x2e5b 0x35b4 0x329c 0x2fda 0x2eb4 0x2e5f 0x35c0 0x329d 0x2fdf 0x2eb9 0x2e63 0x35c8 0x32a1 0x2fe5 0x2ebd 0x2e66 0x35ca 0x32b3 0x2fee 0x2ec1 0x2e6a 0x35cc 0x32c0 0x2ff7 0x2ec4 0x2e6d 0x35cd 0x32b8 0x2ffa 0x2eca 0x2e70 0x35db 0x32c4 0x3001 0x2ecf 0x2e73 0x35ff 0x32cb 0x300d 0x2ed2 0x2e75 0x35d9 0x32be 0x3006 0x2ecf 0x2e76 0x35e1 0x32b3 0x300f 0x2ed0 0x2e76 0x35e6 0x32b6 0x3011 0x2ed3 0x2e78 0x3603 0x32ca 0x3013 0x2edc 0x2e7e 0x35d7 0x32ea 0x301b 0x2ee2 0x2e85 0x3621 0x32d6 0x3027 0x2eed 0x2e8d 0x360b 0x3305 0x303d 0x2ef4 0x2e96 0x3647 0x3332 0x3050 0x2f0b 0x2ea5 0x3647 0x3332 0x3050 0x2f0b 0x2ea5 0x3647 0x3332 0x3050 0x2f0b 0x2ea5>;
			};

			qcom,pc-temp-z2-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x25df 0x270b 0x27e6 0x27ca 0x271b 0x274f 0x2795 0x27e3 0x2821 0x2794 0x27b6 0x27ce 0x2830 0x2829 0x27d4 0x27e5 0x27c3 0x2856 0x2828 0x2803 0x27e9 0x27a3 0x283d 0x2825 0x280f 0x27d6 0x2787 0x2814 0x281d 0x2815 0x27c7 0x276e 0x27f8 0x2814 0x2813 0x27bb 0x275a 0x27df 0x27fc 0x27fb 0x27aa 0x274a 0x27d6 0x27e7 0x27e5 0x279d 0x273d 0x27dc 0x27e5 0x27de 0x2796 0x273a 0x27e6 0x27e9 0x27d2 0x2789 0x273d 0x27ee 0x27ea 0x27ce 0x2774 0x2745 0x27f8 0x27ea 0x27b9 0x2759 0x2754 0x2802 0x27eb 0x27aa 0x2745 0x276c 0x2815 0x27f2 0x27ba 0x273b 0x277f 0x2825 0x27f9 0x27d6 0x2730 0x278b 0x2828 0x27ef 0x27d8 0x272a 0x2797 0x2828 0x27cb 0x27ba 0x272b 0x27ad 0x282b 0x27b5 0x27a5 0x272b 0x27c9 0x2841 0x27c1 0x27aa 0x2724 0x27e8 0x2865 0x27de 0x27b7 0x271d 0x280f 0x2897 0x2825 0x27f5 0x271a 0x282e 0x28db 0x28ec 0x28dd 0x2720 0x2837 0x28ed 0x2954 0x2964 0x272d 0x2836 0x28a9 0x28d3 0x28f0 0x273e 0x2836 0x2865 0x282c 0x284f 0x2756 0x283d 0x2866 0x282e 0x2861 0x276a 0x2845 0x2874 0x2881 0x2903 0x277c 0x284f 0x287b 0x28ae 0x2954 0x278c 0x285c 0x287f 0x2896 0x28ca 0x2799 0x2861 0x2882 0x286e 0x2809 0x27a9 0x2866 0x2886 0x2849 0x27b2 0x27b5 0x286c 0x288e 0x2812 0x2778 0x27bb 0x286f 0x288f 0x27fb 0x2766 0x27c0 0x2878 0x288b 0x2801 0x276b 0x27c9 0x287f 0x288a 0x280d 0x2774 0x27d9 0x288a 0x2892 0x281a 0x2797 0x27ee 0x289b 0x289f 0x2830 0x27e2 0x280a 0x28ac 0x28af 0x284d 0x280f 0x282d 0x28be 0x28c7 0x2884 0x282a 0x2848 0x28ca 0x28d6 0x28ab 0x2839 0x2859 0x28d2 0x28d6 0x289a 0x2831 0x2870 0x28d9 0x28d6 0x287c 0x2823 0x2894 0x28dd 0x28d4 0x289e 0x2865 0x2977 0x2948 0x28ed 0x289e 0x287c 0x29ca 0x298b 0x28f6 0x2864 0x2835 0x29a1 0x298d 0x28e2 0x285f 0x2831 0x278f 0x29a5 0x28f9 0x2861 0x2834 0x2710 0x29e8 0x28f6 0x2879 0x284e 0x2734 0x2c60 0x2912 0x28cf 0x28b9 0x280e 0x2b7d 0x2917 0x2874 0x2842 0x2840 0x29ca 0x28c5 0x27f1 0x279d 0x276a 0x292e 0x28af 0x27be 0x2750 0x27d0 0x28c4 0x2861 0x2781 0x271c 0x27d0 0x28c4 0x2861 0x2781 0x271c 0x27d0 0x28c4 0x2861 0x2781 0x271c>;
			};

			qcom,pc-temp-z3-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x4ca5 0x4c0a 0x4bab 0x4ba1 0x4ba4 0x4d3a 0x4c85 0x4c04 0x4bd5 0x4bc4 0x4d38 0x4cc5 0x4c20 0x4be3 0x4bd2 0x4d22 0x4cd1 0x4c29 0x4bea 0x4bd9 0x4d04 0x4cd7 0x4c29 0x4bf0 0x4be0 0x4cdd 0x4cd7 0x4c27 0x4bf4 0x4be6 0x4cc6 0x4cd3 0x4c25 0x4bf5 0x4be7 0x4cc6 0x4ccc 0x4c22 0x4bf3 0x4be5 0x4ccd 0x4cc4 0x4c1f 0x4bf0 0x4be1 0x4cd6 0x4cba 0x4c1a 0x4be9 0x4bdc 0x4cdf 0x4cad 0x4c13 0x4bdf 0x4bd7 0x4ce9 0x4c99 0x4c07 0x4bd8 0x4bd2 0x4cfd 0x4c89 0x4bf4 0x4bd2 0x4bcc 0x4d23 0x4c86 0x4bec 0x4bce 0x4bc7 0x4d39 0x4c88 0x4bf6 0x4bcd 0x4bc4 0x4d2a 0x4c85 0x4c01 0x4bcd 0x4bc1 0x4d09 0x4c75 0x4bfe 0x4bca 0x4bbd 0x4cee 0x4c60 0x4bf0 0x4bc1 0x4bb8 0x4cd6 0x4c52 0x4be5 0x4bb9 0x4bb3 0x4cc8 0x4c46 0x4bdd 0x4bb3 0x4bad 0x4cc9 0x4c41 0x4bd8 0x4bae 0x4ba7 0x4cce 0x4c3f 0x4bde 0x4bb1 0x4ba8 0x4cd2 0x4c3d 0x4bef 0x4bc2 0x4bb3 0x4cd7 0x4c45 0x4bf5 0x4bca 0x4bba 0x4cdb 0x4c56 0x4bed 0x4bbb 0x4bad 0x4cdf 0x4c5d 0x4be3 0x4ba7 0x4b9b 0x4ce7 0x4c5b 0x4be1 0x4ba9 0x4ba4 0x4cec 0x4c59 0x4bdf 0x4bb9 0x4bd1 0x4ced 0x4c57 0x4bdf 0x4bc7 0x4be7 0x4cec 0x4c54 0x4bea 0x4bd4 0x4be1 0x4ce8 0x4c52 0x4bf5 0x4bdd 0x4bd6 0x4ce3 0x4c51 0x4bf8 0x4bdc 0x4bce 0x4cdc 0x4c4f 0x4bfb 0x4bd4 0x4bc6 0x4cd1 0x4c4e 0x4bfb 0x4bcd 0x4bbe 0x4cc4 0x4c4a 0x4bf5 0x4bc5 0x4bb5 0x4cb7 0x4c46 0x4bed 0x4bbe 0x4bad 0x4ca9 0x4c43 0x4be9 0x4bb8 0x4ba6 0x4c9c 0x4c3f 0x4be5 0x4bb2 0x4ba1 0x4c91 0x4c3c 0x4be1 0x4bb0 0x4b9f 0x4c85 0x4c38 0x4bde 0x4bb0 0x4b9f 0x4c80 0x4c33 0x4bdb 0x4bb1 0x4b9f 0x4c7e 0x4c2e 0x4bd7 0x4bae 0x4b9f 0x4c7c 0x4c29 0x4bd3 0x4bab 0x4ba1 0x4c71 0x4c26 0x4bd3 0x4baf 0x4ba6 0x4c31 0x4c12 0x4bce 0x4bab 0x4ba7 0x4bc9 0x4bf4 0x4bc2 0x4ba2 0x4b9d 0x4bb1 0x4bf2 0x4bc1 0x4b9e 0x4b95 0x4b5b 0x4be6 0x4bb9 0x4b94 0x4b8c 0x4b44 0x4bb5 0x4baa 0x4b90 0x4b87 0x4b47 0x4b77 0x4ba4 0x4b81 0x4b79 0x4b44 0x4b83 0x4ba5 0x4b99 0x4b92 0x4b75 0x4bd7 0x4baa 0x4ba4 0x4ba3 0x4b7d 0x4bca 0x4ba0 0x4ba7 0x4ba0 0x4b99 0x4bc4 0x4ba1 0x4ba6 0x4ba3 0x4b99 0x4bc4 0x4ba1 0x4ba6 0x4ba3 0x4b99 0x4bc4 0x4ba1 0x4ba6 0x4ba3>;
			};

			qcom,pc-temp-z4-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x4302 0x3ede 0x3b29 0x3a5d 0x3a38 0x4394 0x3e16 0x3be0 0x3ab7 0x3a60 0x4248 0x3d52 0x3b42 0x3a7e 0x3a42 0x409a 0x3c7e 0x3ab4 0x3a36 0x3a15 0x3f66 0x3bb4 0x3a68 0x3a0b 0x39f4 0x3e88 0x3b31 0x3a2d 0x39e6 0x39d7 0x3dd3 0x3ad1 0x3a01 0x39c9 0x39be 0x3d3b 0x3a88 0x39de 0x39ae 0x39a7 0x3cb9 0x3a54 0x39c4 0x399c 0x3996 0x3c42 0x3a2a 0x39b0 0x3995 0x3990 0x3bcd 0x3a04 0x39a1 0x3990 0x398c 0x3b67 0x39db 0x3995 0x3989 0x3987 0x3b1b 0x39c0 0x398b 0x3982 0x3982 0x3ae0 0x39bb 0x3988 0x397b 0x397d 0x3ab2 0x39bb 0x3989 0x3976 0x3978 0x3a91 0x39b8 0x398b 0x3970 0x3973 0x3a75 0x39ab 0x3984 0x396d 0x396f 0x3a58 0x399a 0x3970 0x3969 0x396b 0x3a3d 0x398e 0x3966 0x3965 0x3966 0x3a25 0x3983 0x3962 0x395f 0x395f 0x3a0e 0x397e 0x3961 0x3959 0x3958 0x39f5 0x397b 0x396a 0x3962 0x3961 0x39e1 0x397a 0x3989 0x3994 0x3996 0x39d0 0x399d 0x39ac 0x39c1 0x39c4 0x39c2 0x39f8 0x39e4 0x39e5 0x39e0 0x39ba 0x3a22 0x3a0f 0x3a01 0x39f6 0x39ba 0x3a25 0x3a0a 0x39fa 0x39e8 0x39c1 0x3a21 0x39f2 0x39d4 0x39a6 0x39cc 0x3a14 0x39da 0x39b1 0x397f 0x39d8 0x39fa 0x39bf 0x3996 0x3977 0x39db 0x39e2 0x39a6 0x3980 0x3973 0x39d7 0x39ce 0x3996 0x3976 0x396e 0x39d0 0x39bc 0x3989 0x3970 0x396a 0x39c5 0x39ac 0x3980 0x396c 0x3966 0x39b8 0x399e 0x397a 0x3969 0x3964 0x39ad 0x3992 0x3976 0x3967 0x3962 0x39a5 0x3987 0x3973 0x3967 0x3962 0x399e 0x397f 0x3971 0x3967 0x3962 0x3996 0x397d 0x3971 0x3967 0x3964 0x398f 0x397c 0x3974 0x396f 0x396f 0x398b 0x397b 0x3976 0x3975 0x3979 0x3989 0x3978 0x3972 0x3971 0x3973 0x3986 0x3975 0x396b 0x3968 0x3969 0x3981 0x396f 0x3967 0x3967 0x396a 0x3984 0x395f 0x395a 0x3961 0x3962 0x39d7 0x395d 0x394c 0x394d 0x394c 0x39ec 0x3958 0x3945 0x394a 0x3949 0x3a43 0x395a 0x393f 0x3943 0x3942 0x3a53 0x3987 0x3941 0x3934 0x392f 0x3a4a 0x39c6 0x393e 0x3934 0x392a 0x3a47 0x39bc 0x394b 0x3936 0x393d 0x3a35 0x3978 0x395b 0x3947 0x3948 0x3a46 0x3993 0x396d 0x394a 0x3951 0x3a41 0x39a8 0x3972 0x3950 0x3953 0x3a41 0x39a8 0x3972 0x3950 0x3953 0x3a41 0x39a8 0x3972 0x3950 0x3953>;
			};

			qcom,pc-temp-z5-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x2ef0 0x2fb1 0x30f7 0x347a 0x369d 0x3203 0x343b 0x3a24 0x3de1 0x3e20 0x3337 0x37cf 0x3e47 0x4237 0x437a 0x33ef 0x3a5f 0x4150 0x455c 0x478e 0x3486 0x3c82 0x43c9 0x4930 0x4cbc 0x34fc 0x3edc 0x45f4 0x4d31 0x522f 0x3576 0x4175 0x4897 0x512e 0x56a1 0x3626 0x4411 0x4baf 0x55db 0x5a79 0x3734 0x469c 0x4ea6 0x5896 0x5d2e 0x386a 0x4910 0x5218 0x57ed 0x5e4b 0x3998 0x4af8 0x54c0 0x5670 0x5ec4 0x3b1f 0x4c4a 0x53b4 0x55a5 0x5ee4 0x3e90 0x4e12 0x4f10 0x56c3 0x5ea9 0x4648 0x5582 0x4d47 0x58b8 0x5ed3 0x4b2f 0x6284 0x5ae9 0x5dd5 0x6150 0x49ac 0x664a 0x6a46 0x645f 0x6595 0x4604 0x5ffc 0x697f 0x64da 0x683a 0x43d8 0x5a0c 0x6321 0x6148 0x6a2d 0x42a6 0x5a5d 0x608f 0x5f14 0x6b49 0x4207 0x5d23 0x6249 0x5fca 0x6ba7 0x4405 0x60e9 0x65ea 0x61aa 0x6ce3 0x4a7a 0x6753 0x79bd 0x6b36 0x72a1 0x516d 0x7108 0xa6ff 0x8bfe 0x8518 0x589d 0x8db6 0xb5dd 0x9d50 0x8f7a 0x6188 0xba03 0x923c 0x7a6a 0x71d7 0x717f 0xc766 0x6a05 0x4d50 0x48e2 0x8ce2 0xb455 0x5c77 0x47f0 0x4942 0x9f24 0x9c42 0x5416 0x4976 0x616c 0xa946 0x8fac 0x527a 0x4c08 0x6e14 0xafdf 0x8651 0x5885 0x5831 0x6d04 0xaf04 0x8131 0x61b0 0x6738 0x6b93 0xacda 0x7fb8 0x6e28 0x6dec 0x6c75 0xa96f 0x8076 0x7e52 0x7250 0x6f37 0x9e81 0x8258 0x8576 0x7562 0x70d3 0x8e17 0x84a1 0x8828 0x77fd 0x6fd8 0x821e 0x8757 0x8970 0x7983 0x6e7a 0x7890 0x8c8d 0x89a4 0x78dc 0x6e34 0x723f 0x91c8 0x89be 0x76c6 0x6d91 0x6eb0 0x92d8 0x8934 0x7544 0x6c96 0x6bb7 0x9250 0x83f9 0x754b 0x69cf 0x6b90 0x90c7 0x7cdd 0x7495 0x66c4 0x741a 0x86be 0x73bf 0x6c39 0x6441 0x7948 0x7fa7 0x6c9d 0x61c6 0x6234 0x765b 0x816b 0x6ff6 0x6b40 0x6ea3 0x5f7c 0x7f41 0x71f1 0x6afe 0x76f2 0x4247 0x63af 0x6a75 0x6016 0x6576 0x3c38 0x62bf 0x6af3 0x5a93 0x56de 0x2e88 0x578e 0x60e6 0x5131 0x4ea2 0x2d0a 0x40e2 0x50d6 0x5522 0x561a 0x2d2a 0x3253 0x4e4f 0x4932 0x4dc6 0x2d86 0x33ca 0x4ad0 0x6598 0x6f2f 0x312f 0x46cf 0x4548 0x525d 0x58e7 0x302e 0x425f 0x3d0a 0x4d75 0x49ed 0x3067 0x3af8 0x3b42 0x4599 0x43f4 0x3067 0x3af8 0x3b42 0x4599 0x43f4 0x3067 0x3af8 0x3b42 0x4599 0x43f4>;
			};

			qcom,pc-temp-z6-lut {
				qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x40ea 0x3d30 0x3a56 0x39af 0x3991 0x4156 0x3cfe 0x3acd 0x39f5 0x39b7 0x40b4 0x3cc6 0x3a98 0x39e3 0x39af 0x3fc2 0x3c6c 0x3a63 0x39cb 0x39a4 0x3f0c 0x3c04 0x3a40 0x39bb 0x399a 0x3e84 0x3bbd 0x3a21 0x39ac 0x3990 0x3e16 0x3b86 0x3a0b 0x399f 0x3986 0x3dc4 0x3b5a 0x39f8 0x3993 0x397b 0x3d82 0x3b37 0x39e9 0x3989 0x3972 0x3d45 0x3b1a 0x39dd 0x3980 0x396c 0x3d09 0x3afc 0x39d2 0x3979 0x3967 0x3cd3 0x3ada 0x39c5 0x3972 0x3962 0x3cad 0x3ac0 0x39b5 0x396b 0x395c 0x3c91 0x3ab5 0x39af 0x3966 0x3957 0x3c76 0x3aad 0x39b3 0x3962 0x3953 0x3c55 0x3aa7 0x39b6 0x395f 0x394e 0x3c31 0x3a99 0x39b2 0x395b 0x394a 0x3c14 0x3a8a 0x39a4 0x3955 0x3946 0x3bfe 0x3a80 0x399a 0x394f 0x3941 0x3bf0 0x3a79 0x3996 0x3949 0x393b 0x3bec 0x3a76 0x3993 0x3944 0x3934 0x3be9 0x3a76 0x399a 0x394b 0x3939 0x3be9 0x3a76 0x39b0 0x396b 0x3957 0x3be9 0x3a8a 0x39c4 0x3981 0x396d 0x3be9 0x3abb 0x39d9 0x3988 0x3972 0x3bec 0x3ad1 0x39e6 0x398c 0x3975 0x3bf3 0x3ad3 0x39e4 0x398a 0x3973 0x3bfa 0x3ad2 0x39da 0x3983 0x3970 0x3c03 0x3acd 0x39d2 0x397d 0x396c 0x3c0a 0x3ac2 0x39cd 0x3979 0x3967 0x3c0c 0x3ab9 0x39c8 0x3975 0x3960 0x3c0a 0x3ab2 0x39c4 0x3970 0x395a 0x3c07 0x3aab 0x39c1 0x396a 0x3954 0x3c00 0x3aa5 0x39bd 0x3965 0x394e 0x3bf7 0x3aa0 0x39b8 0x3960 0x3949 0x3bef 0x3a9c 0x39b4 0x395c 0x3944 0x3bea 0x3a99 0x39b2 0x3959 0x3940 0x3be6 0x3a97 0x39b0 0x3956 0x393d 0x3be3 0x3a97 0x39af 0x3955 0x393d 0x3be2 0x3a98 0x39b1 0x3959 0x3942 0x3be2 0x3a99 0x39b1 0x395c 0x3946 0x3be7 0x3a9a 0x39af 0x3959 0x3944 0x3beb 0x3a9b 0x39ac 0x3955 0x3941 0x3beb 0x3a9c 0x39ac 0x3957 0x3945 0x3bd6 0x3a94 0x39a6 0x3954 0x3942 0x3bcb 0x3a85 0x399b 0x3947 0x3934 0x3bc9 0x3a84 0x3998 0x3944 0x392f 0x3bc3 0x3a7f 0x3992 0x393c 0x3927 0x3bbf 0x3a7b 0x398c 0x3933 0x391d 0x3bbe 0x3a79 0x3989 0x392c 0x3913 0x3bc7 0x3a80 0x3992 0x393b 0x392a 0x3bdb 0x3a95 0x39a0 0x394b 0x393a 0x3bf0 0x3aa3 0x39a7 0x3951 0x3940 0x3c10 0x3ab9 0x39b1 0x3957 0x3946 0x3c10 0x3ab9 0x39b1 0x3957 0x3946 0x3c10 0x3ab9 0x39b1 0x3957 0x3946>;
			};

			qcom,pc-temp-y1-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x1a5d 0x18df 0x172e 0x15c1 0x14ed 0x14bb 0x1aa0 0x18d2 0x172d 0x15bc 0x14f0 0x14ba 0x1ad1 0x18c5 0x172c 0x15b7 0x14f2 0x14b9 0x1af1 0x18b9 0x172b 0x15b2 0x14f3 0x14b8 0x1b03 0x18b1 0x172a 0x15ad 0x14f3 0x14b8 0x1b09 0x18ac 0x1729 0x15a9 0x14f3 0x14b7 0x1afa 0x18af 0x1728 0x15a4 0x14f1 0x14b6 0x1ae1 0x18b4 0x1727 0x159f 0x14ef 0x14b5 0x1ad2 0x18b3 0x1725 0x159e 0x14ed 0x14b5 0x1ac6 0x18ab 0x1721 0x159d 0x14ec 0x14b5 0x1ac1 0x18a7 0x171e 0x159c 0x14ea 0x14b4 0x1ad3 0x18a8 0x171b 0x1597 0x14e8 0x14b3 0x1aee 0x18ad 0x1719 0x1592 0x14e5 0x14b3 0x1af5 0x18b4 0x1719 0x1592 0x14e5 0x14b2 0x1af3 0x18bd 0x171a 0x1594 0x14e7 0x14b3 0x1af0 0x18c3 0x171a 0x1597 0x14e8 0x14b3 0x1ae1 0x18c5 0x171a 0x1599 0x14e8 0x14b4 0x1ace 0x18c3 0x171c 0x159c 0x14e8 0x14b4 0x1acd 0x18c0 0x171e 0x159c 0x14e8 0x14b4 0x1ad9 0x18c1 0x1721 0x159d 0x14e9 0x14b5 0x1ae0 0x18c8 0x1726 0x159d 0x14ea 0x14b5 0x1ada 0x18d1 0x172e 0x159e 0x14eb 0x14b6 0x1ad2 0x18d3 0x1736 0x15a0 0x14ed 0x14b7 0x1ad6 0x18c3 0x1735 0x15a2 0x14ee 0x14b8 0x1ae2 0x18c5 0x1732 0x15a5 0x14ef 0x14ba 0x1ae9 0x18c9 0x1731 0x15a8 0x14f1 0x14bc 0x1ae8 0x18cc 0x1731 0x15ab 0x14f3 0x14be 0x1ae6 0x18d1 0x1731 0x15ae 0x14f6 0x14c1 0x1ae2 0x18ca 0x1731 0x15b1 0x14f9 0x14c3 0x1ad8 0x18c7 0x1733 0x15b4 0x14fb 0x14c5 0x1ad2 0x18c4 0x1734 0x15b8 0x14fe 0x14c8 0x1acb 0x18c6 0x1735 0x15bb 0x1502 0x14ca 0x1ac3 0x18c8 0x1736 0x15be 0x1505 0x14cc 0x1ac1 0x18c2 0x1736 0x15c3 0x1508 0x14cf 0x1ac1 0x18bb 0x1735 0x15c8 0x150b 0x14d3 0x1ac2 0x18bb 0x1736 0x15cb 0x150d 0x14d5 0x1ad1 0x18bf 0x173e 0x15cb 0x1510 0x14d5 0x1ae2 0x18c5 0x1744 0x15cb 0x1512 0x14d6 0x1aea 0x18d1 0x1743 0x15cd 0x1513 0x14d7 0x1af6 0x18e2 0x1740 0x15d1 0x1514 0x14d8 0x1af7 0x18e5 0x1741 0x15d3 0x1516 0x14d9 0x1add 0x18dc 0x1753 0x15d4 0x1519 0x14db 0x1acd 0x18d4 0x1759 0x15d7 0x151b 0x14dd 0x1ac8 0x18d7 0x1751 0x15e5 0x151d 0x14e1 0x1ad4 0x18e3 0x1759 0x15ef 0x1525 0x14e4 0x1b16 0x18fc 0x176b 0x15fe 0x152b 0x14e9 0x1b29 0x1916 0x177f 0x15f8 0x152d 0x14e9 0x1b19 0x1915 0x176a 0x15f8 0x152c 0x14ea 0x1b4f 0x1900 0x1784 0x1600 0x152a 0x14e8 0x1b4f 0x1927 0x1772 0x1603 0x1529 0x14e9 0x1b38 0x191a 0x177a 0x1601 0x152c 0x14eb 0x1b44 0x191c 0x1786 0x1609 0x1532 0x14f1 0x1b4b 0x1944 0x1790 0x1626 0x153f 0x14f9 0x1bad 0x1959 0x17b4 0x1641 0x1558 0x1504 0x1bad 0x1959 0x17b4 0x1641 0x1558 0x1504 0x1bad 0x1959 0x17b4 0x1641 0x1558 0x1504>;
			};

			qcom,pc-temp-y2-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x26e2 0x2768 0x2a76 0x2be9 0x2b4a 0x2a90 0x26bc 0x2799 0x2a69 0x2bbc 0x2b2b 0x2a90 0x26b0 0x27cf 0x2a55 0x2b90 0x2b01 0x2a81 0x26b9 0x2805 0x2a3c 0x2b66 0x2ad4 0x2a6c 0x26d1 0x2830 0x2a20 0x2b3c 0x2aaa 0x2a57 0x26f3 0x284b 0x2a02 0x2b14 0x2a8b 0x2a48 0x2737 0x284e 0x29db 0x2aea 0x2a70 0x2a39 0x2793 0x284a 0x29b6 0x2ac3 0x2a58 0x2a2a 0x27e1 0x2851 0x29a7 0x2aa6 0x2a4a 0x2a28 0x2835 0x2890 0x299f 0x2a8e 0x2a42 0x2a29 0x2866 0x28ea 0x299f 0x2a78 0x2a39 0x2a29 0x287c 0x2921 0x29c3 0x2a5a 0x2a1c 0x2a18 0x2890 0x2938 0x29fc 0x2a41 0x29fc 0x29fc 0x2899 0x2933 0x2a25 0x2a45 0x29f6 0x29eb 0x28b7 0x2948 0x2a4c 0x2a68 0x29fc 0x29dd 0x28db 0x2986 0x2a75 0x2a92 0x2a0a 0x29d8 0x2909 0x29b3 0x2aa8 0x2ac3 0x2a28 0x29e0 0x292f 0x29c2 0x2ad6 0x2afd 0x2a55 0x29f1 0x28cf 0x29c6 0x2aee 0x2b45 0x2a90 0x2a15 0x2724 0x29c3 0x2b06 0x2b9e 0x2ae7 0x2a61 0x2624 0x29a5 0x2b0f 0x2bc2 0x2b31 0x2ab6 0x260c 0x297f 0x2b09 0x2ba8 0x2b78 0x2b2d 0x25fe 0x2af4 0x2b03 0x2b87 0x2ba8 0x2b89 0x25f1 0x2a17 0x2b06 0x2b85 0x2b89 0x2b68 0x25e3 0x2990 0x2b11 0x2b89 0x2b27 0x2af7 0x25da 0x2982 0x2b1a 0x2b8e 0x2b00 0x2ac8 0x25d8 0x2980 0x2b21 0x2b94 0x2b1f 0x2ac7 0x25d6 0x2c2b 0x2b23 0x2b9c 0x2b41 0x2ac9 0x25d3 0x2981 0x2b1b 0x2baa 0x2b4b 0x2af4 0x25d1 0x296a 0x2b0a 0x2bbe 0x2b5b 0x2b64 0x25ce 0x2954 0x2afd 0x2bc6 0x2b71 0x2b97 0x25cc 0x2939 0x2af2 0x2bc2 0x2ba2 0x2ba0 0x25ca 0x2922 0x2ae3 0x2bbc 0x2bc8 0x2ba5 0x25c8 0x2911 0x2ac4 0x2bb6 0x2bc3 0x2ba5 0x25c6 0x2904 0x2a92 0x2bb0 0x2bb0 0x2ba2 0x25c5 0x28e2 0x2a65 0x2ba7 0x2b9b 0x2b99 0x25c3 0x280a 0x2a40 0x2b95 0x2b82 0x2b7b 0x25c2 0x2717 0x2a19 0x2b7c 0x2b68 0x2b58 0x25c1 0x2666 0x29eb 0x2b5a 0x2b4d 0x2b28 0x25c0 0x25e2 0x29b5 0x2b2e 0x2b30 0x2ae6 0x25bf 0x25d1 0x297a 0x2b0d 0x2b26 0x2ada 0x25be 0x25c9 0x2933 0x2afa 0x2b35 0x2af9 0x25bd 0x25c5 0x28ed 0x2adc 0x2b20 0x2b00 0x25bc 0x25c1 0x28ac 0x2aa2 0x2ac1 0x2ad9 0x25bc 0x25be 0x2872 0x2a30 0x2aa9 0x2a43 0x25bb 0x25bd 0x282e 0x2a43 0x2a4c 0x29e8 0x25bb 0x25bc 0x282f 0x2a23 0x2a52 0x29cf 0x25ba 0x25bc 0x2812 0x2a2f 0x2a61 0x29ea 0x25ba 0x25bb 0x2731 0x2a26 0x2a82 0x2a1f 0x25ba 0x25ba 0x270e 0x2a1a 0x2a99 0x2a2f 0x25b9 0x25ba 0x26f6 0x2a08 0x2a54 0x2a00 0x25b8 0x25b9 0x26cb 0x29c6 0x2a1e 0x2998 0x25b7 0x25b8 0x25f1 0x2974 0x29e9 0x293a 0x25b5 0x25b7 0x25c6 0x2925 0x298f 0x28fe 0x25b5 0x25b7 0x25c6 0x2925 0x298f 0x28fe 0x25b5 0x25b7 0x25c6 0x2925 0x298f 0x28fe>;
			};

			qcom,pc-temp-y3-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x365a 0x34a5 0x341f 0x33f0 0x33e5 0x33e1 0x363e 0x34ad 0x3422 0x33f0 0x33e5 0x33e2 0x3605 0x34b4 0x3424 0x33f1 0x33e5 0x33e2 0x35c3 0x34b8 0x3427 0x33f2 0x33e5 0x33e3 0x358d 0x34b9 0x3429 0x33f3 0x33e6 0x33e4 0x3576 0x34b7 0x342c 0x33f4 0x33e6 0x33e5 0x3575 0x34b2 0x342f 0x33f5 0x33e7 0x33e5 0x3576 0x34aa 0x3431 0x33f5 0x33e8 0x33e6 0x3560 0x34a4 0x3434 0x33f6 0x33e9 0x33e7 0x34fb 0x34a0 0x3437 0x33f7 0x33e9 0x33e8 0x34be 0x349a 0x3438 0x33f8 0x33ea 0x33e8 0x34c0 0x3489 0x3439 0x33fa 0x33eb 0x33e9 0x34c3 0x3474 0x3438 0x33fd 0x33ec 0x33ea 0x34be 0x346b 0x3434 0x33fd 0x33ed 0x33ea 0x34a3 0x3471 0x342b 0x33fc 0x33ee 0x33ea 0x3492 0x347a 0x3427 0x33fc 0x33ef 0x33ea 0x3490 0x347c 0x3429 0x33fc 0x33f1 0x33ed 0x3491 0x3471 0x342c 0x33fb 0x33f2 0x33f0 0x348f 0x3462 0x342a 0x33fc 0x33f2 0x33f0 0x348b 0x3459 0x3423 0x33fd 0x33f2 0x33f1 0x348b 0x3456 0x341d 0x33fe 0x33f1 0x33f1 0x348f 0x3452 0x3418 0x33fb 0x33ef 0x33ee 0x3492 0x3437 0x3414 0x33f7 0x33ed 0x33ea 0x3493 0x3439 0x3411 0x33f3 0x33e9 0x33e7 0x3490 0x343e 0x3410 0x33f0 0x33e5 0x33e3 0x348f 0x343c 0x340e 0x33ef 0x33e4 0x33e1 0x3495 0x3437 0x340d 0x33ef 0x33e3 0x33e1 0x349d 0x3427 0x340c 0x33ef 0x33e3 0x33e1 0x34a5 0x343c 0x340a 0x33ef 0x33e3 0x33e1 0x34b1 0x3443 0x3407 0x33ee 0x33e3 0x33df 0x34be 0x344b 0x3406 0x33ee 0x33e3 0x33df 0x34cd 0x3454 0x3406 0x33ee 0x33e4 0x33df 0x34df 0x345d 0x3406 0x33ee 0x33e5 0x33df 0x34f1 0x3468 0x3408 0x33ef 0x33e5 0x33e0 0x3506 0x3473 0x340e 0x33f0 0x33e5 0x33e1 0x351c 0x3482 0x3413 0x33f1 0x33e5 0x33e1 0x3536 0x3494 0x3418 0x33f2 0x33e5 0x33e2 0x3553 0x34a3 0x341d 0x33f3 0x33e5 0x33e2 0x356f 0x34b0 0x3423 0x33f3 0x33e5 0x33e2 0x358d 0x34bf 0x342a 0x33f3 0x33e6 0x33e3 0x35ae 0x34d7 0x3431 0x33f3 0x33e7 0x33e4 0x35d7 0x34fa 0x343a 0x33f6 0x33e8 0x33e6 0x3606 0x351e 0x3443 0x33f6 0x33e9 0x33e5 0x363f 0x354a 0x344c 0x33f4 0x33e6 0x33e2 0x3694 0x3588 0x3455 0x33f5 0x33e6 0x33e4 0x3698 0x3595 0x3443 0x33f6 0x33e8 0x33e7 0x36d5 0x35cd 0x3454 0x33fa 0x33ec 0x33eb 0x370f 0x35fa 0x3462 0x3400 0x33f1 0x33ed 0x3755 0x362e 0x3473 0x3404 0x33f4 0x33ef 0x379a 0x365f 0x348d 0x3409 0x33f4 0x33ef 0x37f5 0x3684 0x349e 0x3407 0x33ef 0x33eb 0x3879 0x36c2 0x34b0 0x3409 0x33ef 0x33ed 0x398d 0x3748 0x350e 0x3412 0x33f5 0x33f1 0x3c4d 0x37f7 0x35e4 0x3425 0x3400 0x33fc 0x3c4d 0x37f7 0x35e4 0x3425 0x3400 0x33fc 0x3c4d 0x37f7 0x35e4 0x3425 0x3400 0x33fc>;
			};

			qcom,pc-temp-y4-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x4171 0x416b 0x40cc 0x406b 0x4059 0x405b 0x4202 0x417d 0x40d5 0x4069 0x4057 0x4059 0x4264 0x4191 0x40e1 0x4068 0x4055 0x4057 0x429d 0x41a6 0x40ec 0x4067 0x4054 0x4054 0x42b9 0x41b8 0x40f5 0x4067 0x4053 0x4053 0x42c0 0x41c8 0x40fa 0x4067 0x4052 0x4052 0x4299 0x41d4 0x40fc 0x4068 0x4053 0x4051 0x425f 0x41df 0x40fc 0x406a 0x4053 0x4050 0x4270 0x41e6 0x40fd 0x406c 0x4054 0x4050 0x42f7 0x41e9 0x40ff 0x4070 0x4056 0x4051 0x435b 0x41f1 0x4102 0x4075 0x4058 0x4052 0x4379 0x4239 0x4127 0x407d 0x405c 0x4054 0x438a 0x42c6 0x4158 0x4086 0x4060 0x4056 0x434f 0x42ef 0x4161 0x408c 0x4064 0x405a 0x4239 0x4264 0x415c 0x408f 0x4068 0x405e 0x4198 0x41c4 0x4158 0x4095 0x406d 0x4063 0x41a0 0x418c 0x415f 0x40ae 0x4075 0x4067 0x41ab 0x418d 0x4162 0x40d2 0x407f 0x406b 0x41ad 0x418c 0x4154 0x40ef 0x4094 0x4077 0x41ac 0x4189 0x4138 0x4109 0x40b6 0x408e 0x41a7 0x4181 0x4117 0x4112 0x40c3 0x409c 0x418e 0x4165 0x40ec 0x40e4 0x40b7 0x409f 0x416e 0x410c 0x40c4 0x40a3 0x40a3 0x409c 0x416c 0x4100 0x40af 0x4080 0x4089 0x4089 0x4174 0x4103 0x40a1 0x4065 0x405f 0x405f 0x417c 0x40f7 0x4097 0x405c 0x4050 0x404f 0x4181 0x40e4 0x4091 0x405b 0x4050 0x404f 0x4188 0x40ba 0x408b 0x405b 0x4050 0x404f 0x418f 0x40d9 0x4084 0x405d 0x4053 0x4052 0x4198 0x40df 0x407b 0x4061 0x405b 0x405a 0x41a0 0x40e6 0x4079 0x4064 0x4063 0x4063 0x41a8 0x40ef 0x407d 0x4066 0x406e 0x406f 0x41b3 0x40f9 0x4084 0x4067 0x4076 0x4079 0x41bf 0x4104 0x408c 0x406a 0x4076 0x407c 0x41ce 0x410e 0x4095 0x406d 0x4076 0x407e 0x41de 0x411a 0x40a1 0x4070 0x4075 0x407c 0x41ed 0x4131 0x40af 0x4071 0x4069 0x406b 0x41fd 0x4154 0x40be 0x4072 0x405e 0x405c 0x4212 0x4192 0x40cd 0x4072 0x405e 0x405d 0x422f 0x41c9 0x40db 0x4071 0x4060 0x4061 0x4249 0x41de 0x40e3 0x4071 0x4063 0x4067 0x4262 0x41e8 0x40e6 0x4079 0x406e 0x4075 0x4274 0x41f5 0x40e8 0x407b 0x406d 0x4074 0x4280 0x41fd 0x40e9 0x4075 0x4056 0x4053 0x426c 0x41da 0x40ee 0x4074 0x404d 0x4048 0x41d1 0x4180 0x40e5 0x406c 0x4053 0x4057 0x41e3 0x419b 0x40f7 0x407c 0x4069 0x4073 0x4200 0x41b5 0x4116 0x4090 0x4083 0x4097 0x421e 0x41e0 0x4150 0x40ad 0x40a7 0x40bd 0x422e 0x4205 0x418a 0x40d3 0x40c2 0x40c9 0x4232 0x4214 0x41ae 0x40b5 0x4080 0x4076 0x422e 0x420d 0x4192 0x40a9 0x4068 0x4062 0x425f 0x4211 0x41c6 0x40b9 0x406e 0x4065 0x43b2 0x4244 0x4216 0x40f0 0x409a 0x4089 0x43b2 0x4244 0x4216 0x40f0 0x409a 0x4089 0x43b2 0x4244 0x4216 0x40f0 0x409a 0x4089>;
			};

			qcom,pc-temp-y5-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x3809 0x2e29 0x4119 0x4671 0x46de 0x41cb 0x347e 0x3262 0x439e 0x4818 0x472e 0x446e 0x32e7 0x36ab 0x458f 0x48ce 0x4711 0x46e8 0x32e6 0x3a88 0x46ee 0x48cd 0x46af 0x48fa 0x341d 0x3d7a 0x47bd 0x484e 0x462f 0x4a61 0x3632 0x3f04 0x47fd 0x478b 0x45b8 0x4adf 0x4058 0x3f33 0x475a 0x4607 0x4514 0x4a57 0x4d8c 0x3ec5 0x466c 0x43e8 0x445b 0x497c 0x4c62 0x3d96 0x4658 0x420a 0x4392 0x4904 0x3c1d 0x3a18 0x46e0 0x4038 0x4166 0x487c 0x325d 0x372c 0x4711 0x3e9c 0x3f7f 0x47af 0x3ee2 0x3852 0x4215 0x3d13 0x3e0c 0x45dd 0x50c9 0x3ccf 0x3bad 0x3bce 0x3cc1 0x4354 0x510d 0x43b5 0x3c0b 0x3af9 0x3c3a 0x40b2 0x4520 0x4f8e 0x415f 0x39a8 0x3c54 0x3daa 0x3e37 0x5af1 0x4744 0x38d8 0x3c72 0x3c73 0x4315 0x5d89 0x4dbe 0x380f 0x3b57 0x3d90 0x49ca 0x5785 0x53ac 0x3745 0x39ea 0x3ee2 0x489c 0x4f86 0x569b 0x3919 0x396f 0x3e22 0x3f60 0x4a13 0x58ab 0x415b 0x38cf 0x3b33 0x3951 0x45c7 0x5a01 0x4a2a 0x3901 0x3a2d 0x3840 0x4209 0x59df 0x549a 0x45b1 0x4382 0x377e 0x46bc 0x5929 0x5ce6 0x53a8 0x4e0c 0x35ae 0x43d6 0x591d 0x5c2e 0x53f9 0x4f2e 0x326c 0x3c67 0x5933 0x5710 0x511c 0x4ef9 0x3094 0x3896 0x595d 0x53d6 0x4e34 0x4e68 0x30ad 0x373a 0x5a25 0x52c2 0x4b32 0x4c3a 0x3112 0x44c0 0x5a51 0x5223 0x48bb 0x48ed 0x3127 0x3872 0x56a2 0x51f0 0x4759 0x44ab 0x315e 0x398e 0x4e87 0x51d6 0x461c 0x3f6b 0x3186 0x3aee 0x4905 0x51cf 0x461b 0x3dbc 0x3222 0x3c23 0x454f 0x523f 0x48d2 0x3e6a 0x32ef 0x3d67 0x431b 0x531b 0x4c88 0x3fbf 0x333b 0x3f74 0x4401 0x5539 0x5007 0x4369 0x335b 0x4242 0x469a 0x5915 0x539d 0x4a65 0x334c 0x4432 0x4830 0x5a8e 0x5548 0x4fb4 0x330b 0x41cb 0x4985 0x5ab2 0x560a 0x5435 0x32b3 0x3d69 0x4a61 0x5ab4 0x5666 0x56df 0x324a 0x38ad 0x4a00 0x57c4 0x555f 0x5631 0x31a7 0x34fe 0x48f9 0x50a9 0x5302 0x5472 0x310e 0x347b 0x47eb 0x4e03 0x51ff 0x5355 0x3061 0x33fb 0x467a 0x4f6c 0x520f 0x5212 0x3003 0x330e 0x4493 0x4e97 0x51dc 0x5082 0x3029 0x3206 0x4150 0x4599 0x4f8a 0x4e87 0x3143 0x320e 0x4014 0x4280 0x4986 0x4da5 0x34e9 0x33e5 0x3c21 0x45ba 0x4388 0x41bd 0x350a 0x338f 0x3fea 0x4493 0x419a 0x3ea9 0x350d 0x33f7 0x4043 0x456a 0x41b7 0x3b93 0x363b 0x34bf 0x3cf5 0x431d 0x4026 0x3a46 0x373c 0x36e4 0x4080 0x4342 0x3f03 0x39f7 0x3790 0x3758 0x419d 0x46f2 0x4118 0x3eac 0x36aa 0x3533 0x3c44 0x4a86 0x4631 0x4369 0x33f5 0x3346 0x355d 0x4c3c 0x4da4 0x4599 0x310a 0x339e 0x34e3 0x528c 0x61c6 0x62f3 0x310a 0x339e 0x34e3 0x528c 0x61c6 0x62f3 0x310a 0x339e 0x34e3 0x528c 0x61c6 0x62f3>;
			};

			qcom,pc-temp-y6-lut {
				qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
				qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				qcom,lut-data = <0x18aa 0x15f5 0x149e 0x13de 0x13b4 0x13ad 0x1878 0x15f5 0x149f 0x13dd 0x13b4 0x13ad 0x1847 0x15f4 0x14a0 0x13dd 0x13b4 0x13ad 0x1819 0x15f1 0x14a0 0x13dd 0x13b4 0x13ad 0x17f2 0x15ed 0x149f 0x13dd 0x13b4 0x13ad 0x17d3 0x15e8 0x149e 0x13dd 0x13b5 0x13ad 0x17bd 0x15e1 0x149b 0x13dd 0x13b5 0x13ad 0x17aa 0x15da 0x1498 0x13de 0x13b6 0x13ae 0x1791 0x15d3 0x1496 0x13df 0x13b7 0x13ae 0x176e 0x15cb 0x1494 0x13e0 0x13b8 0x13af 0x175d 0x15c3 0x1494 0x13e1 0x13b9 0x13b0 0x1764 0x15ce 0x149c 0x13e5 0x13ba 0x13b1 0x176d 0x15e4 0x14a5 0x13e9 0x13bc 0x13b2 0x175c 0x15e7 0x14a5 0x13ea 0x13be 0x13b4 0x1706 0x15c9 0x149d 0x13eb 0x13c0 0x13b5 0x16d5 0x15a8 0x1499 0x13ec 0x13c2 0x13b7 0x16da 0x1597 0x149c 0x13f3 0x13c6 0x13b9 0x16e2 0x1591 0x14a0 0x13fe 0x13c9 0x13bd 0x16e0 0x158b 0x149a 0x1406 0x13d0 0x13c1 0x16d4 0x1586 0x148d 0x140e 0x13d8 0x13c8 0x16cc 0x1583 0x147f 0x1411 0x13dc 0x13cb 0x16c8 0x157e 0x146f 0x1401 0x13d7 0x13c9 0x16c6 0x1552 0x1462 0x13ec 0x13cf 0x13c6 0x16c6 0x155d 0x145d 0x13e0 0x13c5 0x13be 0x16c9 0x156d 0x1459 0x13d6 0x13b6 0x13af 0x16ce 0x156f 0x1458 0x13d3 0x13b0 0x13a9 0x16d7 0x1570 0x1458 0x13d3 0x13b0 0x13a9 0x16e4 0x154f 0x1458 0x13d4 0x13b1 0x13a9 0x16f4 0x157e 0x1457 0x13d5 0x13b2 0x13aa 0x1708 0x158e 0x1457 0x13d6 0x13b4 0x13ac 0x171d 0x15a0 0x1457 0x13d8 0x13b7 0x13ae 0x1733 0x15b4 0x145b 0x13d9 0x13bb 0x13b1 0x174a 0x15ca 0x1462 0x13da 0x13be 0x13b5 0x1764 0x15e4 0x146b 0x13dc 0x13bf 0x13b7 0x1781 0x1601 0x1476 0x13df 0x13bf 0x13b8 0x17a0 0x161f 0x1483 0x13e2 0x13bf 0x13b8 0x17bf 0x1640 0x1492 0x13e4 0x13bc 0x13b4 0x17e1 0x1662 0x14a2 0x13e6 0x13b9 0x13b0 0x1804 0x1687 0x14b4 0x13e7 0x13b9 0x13b0 0x182a 0x16b0 0x14c8 0x13e7 0x13bb 0x13b3 0x1853 0x16dd 0x14dd 0x13e9 0x13bd 0x13b6 0x187f 0x170f 0x14f3 0x13ee 0x13c1 0x13ba 0x18af 0x1745 0x150d 0x13f1 0x13c1 0x13ba 0x18e3 0x177e 0x152c 0x13f1 0x13b9 0x13af 0x191e 0x17b4 0x1553 0x13f5 0x13b8 0x13ae 0x190b 0x17b2 0x154f 0x13f5 0x13bc 0x13b5 0x1943 0x17e9 0x157c 0x13fe 0x13c6 0x13c0 0x197a 0x181d 0x15a4 0x1409 0x13d1 0x13cc 0x19bf 0x1856 0x15d2 0x1415 0x13dd 0x13d8 0x19ff 0x188c 0x1605 0x1424 0x13e5 0x13dc 0x1a4c 0x18b6 0x162b 0x141c 0x13ce 0x13c1 0x1abd 0x18ee 0x164c 0x141f 0x13c9 0x13be 0x1bb8 0x1961 0x16d6 0x1435 0x13d1 0x13c3 0x1e76 0x1a02 0x17c9 0x1462 0x13e8 0x13d7 0x1e76 0x1a02 0x17c9 0x1462 0x13e8 0x13d7 0x1e76 0x1a02 0x17c9 0x1462 0x13e8 0x13d7>;
			};
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l1-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l1-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l1-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L2_TLB_400 = "/cpus/cpu@400/l1-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L2_TLB_500 = "/cpus/cpu@500/l1-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		intc = "/soc/interrupt-controller@17a00000";
		pdc = "/soc/interrupt-controller@b220000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		sleep_clk = "/soc/clocks/sleep-clk";
		clock_rpmh = "/soc/qcom,rpmhclk";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gpucc = "/soc/qcom,gpupcc@5090000";
		clock_scc = "/soc/qcom,scc@62b10000";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_cpucc = "/soc/qcom,cpucc@18321000";
		lmh_dcvs0 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18350800";
		clock_debugcc = "/soc/qcom,cc-debug";
		cpu_pmu = "/soc/cpu-pmu";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		wdog = "/soc/qcom,wdt@17c10000";
		apps_rsc = "/soc/mailbox@18220000";
		disp_rsc = "/soc/mailbox@af20000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		dcc = "/soc/dcc_v2@10a2000";
		llcc = "/soc/qcom,llcc@9200000/qcom,sm6150-llcc";
		LLCC_1 = "/soc/qcom,llcc@9200000/llcc_1_dcache";
		sdcc1_ice = "/soc/sdcc1ice@7C8000";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		qcom_seecom = "/soc/qseecom@86d00000";
		qcom_smcinvoke = "/soc/smcinvoke@86d00000";
		qcom_rng = "/soc/qrng@793000";
		ufs_ice = "/soc/ufsice@1d90000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_tzlog = "/soc/tz-log@146aa720";
		spmi_bus = "/soc/qcom,spmi@c440000";
		pm6155_1_tz = "/soc/qcom,spmi@c440000/qcom,pm6155@0/qcom,temp-alarm@2400";
		pm6155_1_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6155@0/clock-controller@5b00";
		pm6155_1_rtc = "/soc/qcom,spmi@c440000/qcom,pm6155@0/qcom,pm6155_1_rtc";
		pm6155_1_gpios = "/soc/qcom,spmi@c440000/qcom,pm6155@0/pinctrl@c000";
		pm6155_1_sdam_2 = "/soc/qcom,spmi@c440000/qcom,pm6155@0/sdam@b100";
		eud = "/soc/qcom,msm-eud@88e0000";
		slim_aud = "/soc/slim@62dc0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@62dc0000/qcom,iommu_slim_ctrl_cb";
		dai_slim = "/soc/slim@62dc0000/msm_dai_slim";
		slim_qca = "/soc/slim@62e40000";
		iommu_slim_qca_ctrl_cb = "/soc/slim@62e40000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@62e40000/wcn3990";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		apcs = "/soc/syscon@17c0000c";
		apcs_glb = "/soc/mailbox@17c00000";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		thermal_zones = "/soc/thermal-zones";
		soc_trip = "/soc/thermal-zones/soc/trips/soc-trip";
		gpu_trip = "/soc/thermal-zones/gpu-step/trips/gpu-trip";
		gpu_cx_mon = "/soc/thermal-zones/gpu-step/trips/gpu-cx-mon";
		cpu45_config = "/soc/thermal-zones/cpuss-0-step/trips/cpu45-config";
		cpu23_config = "/soc/thermal-zones/cpuss-1-step/trips/cpu23-config";
		cpu01_config = "/soc/thermal-zones/cpuss-2-step/trips/cpu01-config";
		cpu6_0_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu6-0-config";
		cpu6_1_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu6-1-config";
		cpu7_0_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu7-0-config";
		cpu7_1_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-1-config";
		q6_hvx_cxip = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-config";
		q6_hvx_therm = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		q6_hvx_cx_mon = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-cx-mon";
		mdm_core_cx_mon = "/soc/thermal-zones/mdm-core-step/trips/mdm-core-cx-mon";
		camera_cx_mon = "/soc/thermal-zones/camera-step/trips/camera-cx-mon";
		wlan_cx_mon = "/soc/thermal-zones/wlan-step/trips/wlan-cx-mon";
		dispaly_cx_mon = "/soc/thermal-zones/display-step/trips/display-cx-mon";
		video_cx_mon = "/soc/thermal-zones/video-step/trips/video-cx-mon";
		tsens0 = "/soc/tsens@c222000";
		pil_modem = "/soc/qcom,mss@4080000";
		sn_fuse = "/soc/snfuse@0x786134";
		sec_boot_fuse = "/soc/secbootfuse@0x780360";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		icnss = "/soc/qcom,icnss@18800000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu6-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu6-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu6-llcc-ddr-latmon";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_computemon = "/soc/qcom,cpu0-computemon";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu6_computemon = "/soc/qcom,cpu6-computemon";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		cx_ipeak_lm = "/soc/cx_ipeak@01fed000";
		tlmm = "/soc/pinctrl@03000000";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		qupv3_se0_2uart_pins = "/soc/pinctrl@03000000/qupv3_se0_2uart_pins";
		qupv3_se0_2uart_active = "/soc/pinctrl@03000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_active";
		qupv3_se0_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@03000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		fpc_reset_low = "/soc/pinctrl@03000000/fpc_reset_int/reset_low";
		fpc_reset_high = "/soc/pinctrl@03000000/fpc_reset_int/reset_high";
		fpc_int_low = "/soc/pinctrl@03000000/fpc_reset_int/int_low";
		qupv3_se3_i2c_pins = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@03000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@03000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@03000000/nfc/nfc_clk_req_suspend";
		qupv3_se6_i2c_pins = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		wingtech_board_id0 = "/soc/pinctrl@03000000/wingtech_board_id0";
		wingtech_read_board_id0 = "/soc/pinctrl@03000000/wingtech_board_id0/wingtech_read_board_id0";
		wingtech_release_board_id0 = "/soc/pinctrl@03000000/wingtech_board_id0/wingtech_release_board_id0";
		wingtech_board_id1 = "/soc/pinctrl@03000000/wingtech_board_id1";
		wingtech_read_board_id1 = "/soc/pinctrl@03000000/wingtech_board_id1/wingtech_read_board_id1";
		wingtech_release_board_id1 = "/soc/pinctrl@03000000/wingtech_board_id1/wingtech_release_board_id1";
		wingtech_board_id2 = "/soc/pinctrl@03000000/wingtech_board_id2";
		wingtech_read_board_id2 = "/soc/pinctrl@03000000/wingtech_board_id2/wingtech_read_board_id2";
		wingtech_release_board_id2 = "/soc/pinctrl@03000000/wingtech_board_id2/wingtech_release_board_id2";
		wingtech_sim_slot_pins = "/soc/pinctrl@03000000/wingtech_sim_slot_pins";
		wingtech_sim_slot_gpio = "/soc/pinctrl@03000000/wingtech_sim_slot_pins/wingtech_sim_slot_gpio";
		wingtech_sim_slot_gpio_release = "/soc/pinctrl@03000000/wingtech_sim_slot_pins/wingtech_sim_slot_gpio_release";
		qupv3_se6_spi_pins = "/soc/pinctrl@03000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@03000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se7_4uart_pins = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins";
		qupv3_se7_ctsrx = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins/qupv3_se7_ctsrx";
		qupv3_se7_rts = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins/qupv3_se7_rts";
		qupv3_se7_tx = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins/qupv3_se7_tx";
		pmx_sde = "/soc/pinctrl@03000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_suspend";
		fsa_usbc_ana_en = "/soc/pinctrl@03000000/fsa_usbc_ana_en_n@114/fsa_usbc_ana_en";
		sde_te_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_suspend";
		sde_dp_switch_active = "/soc/pinctrl@03000000/sde_dp_switch_active";
		sde_dp_switch_suspend = "/soc/pinctrl@03000000/sde_dp_switch_suspend";
		sde_dp_connector_enable = "/soc/pinctrl@03000000/sde_dp_connector_enable";
		sde_dp_hotplug_ctrl = "/soc/pinctrl@03000000/sde_dp_hotplug_ctrl";
		sde_dp_hotplug_tlmm = "/soc/pinctrl@03000000/sde_dp_hotplug_tlmm";
		sdc1_clk_on = "/soc/pinctrl@03000000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@03000000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@03000000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@03000000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@03000000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@03000000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@03000000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@03000000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@03000000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@03000000/cd_off";
		wsa_swr_clk_sleep = "/soc/pinctrl@03000000/wsa_swr_clk_pin/wsa_swr_clk_sleep";
		wsa_swr_clk_active = "/soc/pinctrl@03000000/wsa_swr_clk_pin/wsa_swr_clk_active";
		wsa_swr_data_sleep = "/soc/pinctrl@03000000/wsa_swr_data_pin/wsa_swr_data_sleep";
		wsa_swr_data_active = "/soc/pinctrl@03000000/wsa_swr_data_pin/wsa_swr_data_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_intr_default = "/soc/pinctrl@03000000/wcd9xxx_intr/wcd_intr_default";
		ter_i2s_sck_sleep = "/soc/pinctrl@03000000/ter_i2s_sck_ws/ter_i2s_sck_sleep";
		ter_i2s_sck_active = "/soc/pinctrl@03000000/ter_i2s_sck_ws/ter_i2s_sck_active";
		ter_i2s_data0_sleep = "/soc/pinctrl@03000000/ter_i2s_data0/ter_i2s_data0_sleep";
		ter_i2s_data0_active = "/soc/pinctrl@03000000/ter_i2s_data0/ter_i2s_data0_active";
		ter_i2s_data1_sleep = "/soc/pinctrl@03000000/ter_i2s_data1/ter_i2s_data1_sleep";
		ter_i2s_data1_active = "/soc/pinctrl@03000000/ter_i2s_data1/ter_i2s_data1_active";
		pcie0_clkreq_default = "/soc/pinctrl@03000000/pcie0/pcie0_clkreq_default";
		pcie0_perst_default = "/soc/pinctrl@03000000/pcie0/pcie0_perst_default";
		pcie0_wake_default = "/soc/pinctrl@03000000/pcie0/pcie0_wake_default";
		ts_int_active = "/soc/pinctrl@03000000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@03000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_active = "/soc/pinctrl@03000000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@03000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@03000000/pmx_ts_release/ts_release";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@03000000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@03000000/cam_sensor_rear_suspend";
		cam_sensor_front_active = "/soc/pinctrl@03000000/cam_sensor_front_active";
		cam_sensor_front_suspend = "/soc/pinctrl@03000000/cam_sensor_front_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@03000000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@03000000/cam_sensor_rear2_suspend";
		cam_sensor_rear3_active = "/soc/pinctrl@03000000/cam_sensor_rear3_active";
		cam_sensor_rear3_suspend = "/soc/pinctrl@03000000/cam_sensor_rear3_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		fs16xx_irq_active = "/soc/pinctrl@03000000/fs16xx_irq_active";
		fs16xx_irq_suspend = "/soc/pinctrl@03000000/fs16xx_irq_suspend";
		fs16xx_reset_active = "/soc/pinctrl@03000000/fs16xx_reset_active";
		fs16xx_reset_suspend = "/soc/pinctrl@03000000/fs16xx_reset_suspend";
		flash_led3_front_en = "/soc/pinctrl@03000000/flash_led3_front/flash_led3_front_en";
		flash_led3_front_dis = "/soc/pinctrl@03000000/flash_led3_front/flash_led3_front_dis";
		emac_mdc = "/soc/pinctrl@03000000/emac/emac_mdc";
		emac_mdio = "/soc/pinctrl@03000000/emac/emac_mdio";
		emac_rgmii_txd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd0";
		emac_rgmii_txd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd1";
		emac_rgmii_txd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd2";
		emac_rgmii_txd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd3";
		emac_rgmii_txc = "/soc/pinctrl@03000000/emac/emac_rgmii_txc";
		emac_rgmii_tx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_tx_ctl";
		emac_rgmii_rxd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd0";
		emac_rgmii_rxd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd1";
		emac_rgmii_rxd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd2";
		emac_rgmii_rxd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd3";
		emac_rgmii_rxc = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc";
		emac_rgmii_rx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_rx_ctl";
		emac_phy_intr = "/soc/pinctrl@03000000/emac/emac_phy_intr";
		emac_phy_reset_state = "/soc/pinctrl@03000000/emac/emac_phy_reset_state";
		emac_pin_pps_0 = "/soc/pinctrl@03000000/emac/emac_pin_pps_0";
		bt_en_active = "/soc/pinctrl@03000000/bt_en_active";
		ioexp_intr_active = "/soc/pinctrl@03000000/ioexp_intr_active";
		ioexp_reset_active = "/soc/pinctrl@03000000/ioexp_reset_active";
		slpi_tlmm = "/soc/slpi_pinctrl@62B40000";
		qupv3_se8_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se11_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se12_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se13_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se9_spi_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/slpi_pinctrl@62B40000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_spi_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/slpi_pinctrl@62B40000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm6155-1-l1";
		pm6155_1_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm6155-1-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm6155-1-l2";
		pm6155_1_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm6155-1-l2";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm6155-1-l5";
		pm6155_1_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm6155-1-l5";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm6155-1-l9";
		pm6155_1_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm6155-1-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm6155-1-l10";
		pm6155_1_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm6155-1-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm6155-1-l11";
		pm6155_1_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm6155-1-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm6155-1-l12";
		pm6155_1_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm6155-1-l12";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm6155-1-l13";
		pm6155_1_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm6155-1-l13";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm6155-1-l15";
		pm6155_1_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm6155-1-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm6155-1-l16";
		pm6155_1_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm6155-1-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm6155-1-l17";
		pm6155_1_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm6155-1-l17";
		emac_gdsc = "/soc/qcom,gdsc@106004";
		pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		usb20_sec_gdsc = "/soc/qcom,gdsc@1a6004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@17d040";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@17d044";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@17d048";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@17d04c";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@17d054";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		bps_gdsc = "/soc/qcom,gdsc@ad06004";
		ife_0_gdsc = "/soc/qcom,gdsc@ad09004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0a004";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad07004";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0b134";
		mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gpu_cx_hw_ctrl = "/soc/syscon@5091540";
		gpu_cx_gdsc = "/soc/qcom,gdsc@509106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@509100c";
		vcodec0_gdsc = "/soc/qcom,gdsc@ab00874";
		venus_gdsc = "/soc/qcom,gdsc@ab00814";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		qupv3_se0_2uart = "/soc/qcom,qup_uart@0x880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		ioexp = "/soc/i2c@888000/gpio@3e";
		dsi1_hpd_cfg_pins = "/soc/i2c@888000/gpio@3e/gpio0-cfg";
		dsi1_cdet_cfg_pins = "/soc/i2c@888000/gpio@3e/gpio1-cfg";
		dp_hpd_cfg_pins = "/soc/i2c@888000/gpio@3e/gpio8-cfg";
		anx_7625_1 = "/soc/i2c@888000/i2c-mux@77/i2c@0/anx7625@2c";
		anx_7625_1_in = "/soc/i2c@888000/i2c-mux@77/i2c@0/anx7625@2c/ports/port@0/endpoint";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		qupv3_se4_i2c = "/soc/i2c@a80000";
		qupv3_se5_i2c = "/soc/i2c@a84000";
		qupv3_se6_i2c = "/soc/i2c@a88000";
		qupv3_se7_i2c = "/soc/i2c@a8c000";
		qupv3_se4_spi = "/soc/spi@a80000";
		qupv3_se6_spi = "/soc/spi@a88000";
		qupv3_se7_spi = "/soc/spi@a8c000";
		qupv3_se7_4uart = "/soc/qcom,qup_uart@0xa8c000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@626c0000";
		iommu_qupv3_2_geni_se_cb = "/soc/qcom,qupv3_2_geni_se@626c0000/qcom,iommu_qupv3_2_geni_se_cb";
		qupv3_se8_i2c = "/soc/i2c@62680000";
		qupv3_se9_i2c = "/soc/i2c@62684000";
		qupv3_se10_i2c = "/soc/i2c@62688000";
		qupv3_se11_i2c = "/soc/i2c@6268c000";
		qupv3_se12_i2c = "/soc/i2c@62690000";
		qupv3_se13_i2c = "/soc/i2c@62694000";
		qupv3_se9_spi = "/soc/spi@62684000";
		qupv3_se10_spi = "/soc/spi@62688000";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		cxip_cdev = "/soc/cxip-cdev@1fed000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@0x050a0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@0x050a0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@0x050a0000/gfx3d_secure";
		rgmu = "/soc/qcom,rgmu@0x0506d000";
		usb0 = "/soc/ssusb@a600000";
		qusb_phy0 = "/soc/qusb@88e2000";
		usb_qmp_phy = "/soc/ssphy@88e6000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb1 = "/soc/hsusb@a800000";
		qusb_phy1 = "/soc/qusb@88e3000";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_cci = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite = "/soc/qcom,csid-lite@acc8000";
		cam_vfe_lite = "/soc/qcom,vfe-lite@acc4000";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac52000";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		kgsl_smmu = "/soc/kgsl-smmu@0x50a0000";
		gfx_0_tbu = "/soc/kgsl-smmu@0x50a0000/gfx_0_tbu@0x50c5000";
		gfx_1_tbu = "/soc/kgsl-smmu@0x50a0000/gfx_1_tbu@0x50c9000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x150c5000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x150c9000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x150cd000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x150d1000";
		compute_dsp_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_tbu@0x150d5000";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x150d9000";
		csr = "/soc/csr@6001000";
		replicator_qdss = "/soc/replicator@6046000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator0_out_replicator1_in = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator0_in_tmc_etf = "/soc/replicator@6046000/ports/port@2/endpoint";
		replicator_qdss1 = "/soc/replicator@604a000";
		replicator1_out_funnel_swao = "/soc/replicator@604a000/ports/port@0/endpoint";
		replicator1_in_replicator0_out = "/soc/replicator@604a000/ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_out_replicator0 = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_monaq_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_funnel_monaq = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_west = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpdm_wcss = "/soc/tpdm@699c000";
		tpdm_wcss_out_funnel_in1 = "/soc/tpdm@699c000/port/endpoint";
		tpdm_west = "/soc/tpdm@6b48000";
		tpdm_west_out_tpda = "/soc/tpdm@6b48000/port/endpoint";
		tpdm_center = "/soc/tpdm@6c28000";
		tpdm_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		funnel_monaq = "/soc/funnel@69c3000";
		funnel_monaq_out_tpda = "/soc/funnel@69c3000/ports/port@0/endpoint";
		funnel_monaq_in_tpdm_monaq = "/soc/funnel@69c3000/ports/port@1/endpoint";
		funnel_monaq1 = "/soc/funnel_1@69c3000";
		funnel_monaq_1_out_funnel_qatb = "/soc/funnel_1@69c3000/ports/port@0/endpoint";
		funnel_monaq_1_in_audio_etm0 = "/soc/funnel_1@69c3000/ports/port@1/endpoint";
		funnel_monaq_1_in_funnel_modem = "/soc/funnel_1@69c3000/ports/port@2/endpoint";
		funnel_monaq_1_in_modem_etm0 = "/soc/funnel_1@69c3000/ports/port@3/endpoint";
		funnel_modem = "/soc/funnel@6832000";
		funnel_modem_out_funnel_monaq_1 = "/soc/funnel@6832000/ports/port@0/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6832000/ports/port@1/endpoint";
		tpda_modem = "/soc/tpda@6831000";
		tpda_modem_out_funnel_modem = "/soc/tpda@6831000/ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem = "/soc/tpda@6831000/ports/port@1/endpoint";
		tpdm_modem = "/soc/tpdm@6830000";
		tpdm_modem_out_tpda_modem = "/soc/tpdm@6830000/port/endpoint";
		modem_etm0_out_funnel_monaq_1 = "/soc/modem_etm0/port/endpoint";
		audio_etm0_out_funnel_monaq_1 = "/soc/audio_etm0/port/endpoint";
		tpdm_monaq = "/soc/tpdm@69c0000";
		tpdm_monaq_out_funnel_monaq = "/soc/tpdm@69c0000/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6a05000";
		funnel_ddr_0_out_tpda = "/soc/funnel@6a05000/ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6a05000/ports/port@1/endpoint";
		tpdm_ddr = "/soc/tpdm@6a00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6a00000/port/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing1 = "/soc/funnel_1@6861000";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_in1_in_replicator_swao = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/ports/port@3/endpoint";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_funnel_in1 = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		swao_csr = "/soc/csr@6b0e000";
		funnel_swao = "/soc/funnel@6b08000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b08000/ports/port@0/endpoint";
		funnel_swao_in_replicator1_out = "/soc/funnel@6b08000/ports/port@1/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b08000/ports/port@2/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		cti0_dlct = "/soc/cti@6c29000";
		cti1_dlct = "/soc/cti@6c2a000";
		cti0_ddr0 = "/soc/cti@6a02000";
		cti1_ddr0 = "/soc/cti@6a03000";
		cti0_ddr1 = "/soc/cti@6a10000";
		cti1_ddr1 = "/soc/cti@6a11000";
		cti_mss_q6 = "/soc/cti@683b000";
		cti_turing = "/soc/cti@6867000";
		cti2_ssc_sdc = "/soc/cti@6b10000";
		cti1_ssc = "/soc/cti@6b11000";
		cti0_ssc_q6 = "/soc/cti@6b1b000";
		cti_ssc_noc = "/soc/cti@6b1e000";
		cti6_ssc_noc = "/soc/cti@6b1f000";
		cti0_swao = "/soc/cti@6b04000";
		cti1_swao = "/soc/cti@6b05000";
		cti2_swao = "/soc/cti@6b06000";
		cti3_swao = "/soc/cti@6b07000";
		cti_aop_m3 = "/soc/cti@6b21000";
		cti_titan = "/soc/cti@6c13000";
		cti_venus_arm9 = "/soc/cti@6c20000";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		hwevent = "/soc/hwevent@91866f0";
		ipcb_tgu = "/soc/tgu@6b0c000";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_cn1 = "/soc/ad-hoc-bus/bcm-cn1";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn13 = "/soc/ad-hoc-bus/bcm-sn13";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_emac_avb = "/soc/ad-hoc-bus/mas-xm-emac-avb";
		mas_xm_pcie = "/soc/ad-hoc-bus/mas-xm-pcie";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc1 = "/soc/ad-hoc-bus/mas-xm-sdc1";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb2 = "/soc/ad-hoc-bus/mas-xm-usb2";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc = "/soc/ad-hoc-bus/mas-qhm-cnoc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_gpu_tcu = "/soc/ad-hoc-bus/mas-acm-gpu-tcu";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qnm_gemnoc_pcie = "/soc/ad-hoc-bus/mas-qnm-gemnoc-pcie";
		mas_qnm_lpass_anoc = "/soc/ad-hoc-bus/mas-qnm-lpass-anoc";
		mas_qnm_pcie_anoc = "/soc/ad-hoc-bus/mas-qnm-pcie-anoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_qns_lpass_snoc = "/soc/ad-hoc-bus/slv-qns-lpass-snoc";
		slv_qns_pcie_snoc = "/soc/ad-hoc-bus/slv-qns-pcie-snoc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_ahb2phy_east = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-east";
		slv_qhs_ahb2phy_west = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-west";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_emac_avb_cfg = "/soc/ad-hoc-bus/slv-qhs-emac-avb-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_pcie_config = "/soc/ad-hoc-bus/slv-qhs-pcie-config";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_sdc1 = "/soc/ad-hoc-bus/slv-qhs-sdc1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_east = "/soc/ad-hoc-bus/slv-qhs-tlmm-east";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb2 = "/soc/ad-hoc-bus/slv-qhs-usb2";
		slv_qhs_usb3 = "/soc/ad-hoc-bus/slv-qhs-usb3";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_dc_noc_gemnoc = "/soc/ad-hoc-bus/slv-qhs-dc-noc-gemnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_qns_sys_pcie = "/soc/ad-hoc-bus/slv-qns-sys-pcie";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qns_memnoc_gc = "/soc/ad-hoc-bus/slv-qns-memnoc-gc";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_pcie = "/soc/ad-hoc-bus/slv-xs-pcie";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000/wsa_swr_master";
		sm6150_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-1";
		dai_pri_tdm_rx_2 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-2";
		dai_pri_tdm_rx_3 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-3";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_pri_tdm_tx_1 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-1";
		dai_pri_tdm_tx_2 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-2";
		dai_pri_tdm_tx_3 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-3";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-1";
		dai_sec_tdm_rx_2 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-2";
		dai_sec_tdm_rx_3 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-3";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sec_tdm_tx_1 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-1";
		dai_sec_tdm_tx_2 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-2";
		dai_sec_tdm_tx_3 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-3";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-1";
		dai_tert_tdm_rx_2 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-2";
		dai_tert_tdm_rx_3 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-3";
		dai_tert_tdm_rx_4 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-4";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dai_tert_tdm_tx_1 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-1";
		dai_tert_tdm_tx_2 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-2";
		dai_tert_tdm_tx_3 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-3";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-1";
		dai_quat_tdm_rx_2 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-2";
		dai_quat_tdm_rx_3 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-3";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quat_tdm_tx_1 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-1";
		dai_quat_tdm_tx_2 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-2";
		dai_quat_tdm_tx_3 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-3";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-1";
		dai_quin_tdm_rx_2 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-2";
		dai_quin_tdm_rx_3 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-3";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_quin_tdm_tx_1 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-1";
		dai_quin_tdm_tx_2 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-2";
		dai_quin_tdm_tx_3 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-3";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		lpass_core_hw_vote = "/soc/lpass_core_hw_vote";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94400";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@88e9000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		dsi_ext_bridge_1080p = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_ext_bridge_1080p";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		sde_dp = "/soc/qcom,dp_display@0";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		S2A_LEVEL = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		pm6155_1_s2_level = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		S2A_LEVEL_AO = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		pm6155_1_s2_level_ao = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		S3A = "/soc/rpmh-regulator-smpa3/regulator-pm6155-1-s3";
		pm6155_1_s3 = "/soc/rpmh-regulator-smpa3/regulator-pm6155-1-s3";
		S4A = "/soc/rpmh-regulator-smpa4/regulator-pm6155-1-s4";
		pm6155_1_s4 = "/soc/rpmh-regulator-smpa4/regulator-pm6155-1-s4";
		S6A = "/soc/rpmh-regulator-smpa6/regulator-pm6155-1-s6";
		pm6155_1_s6 = "/soc/rpmh-regulator-smpa6/regulator-pm6155-1-s6";
		L7A = "/soc/rpmh-regulator-ldoa7/regulator-pm6155-1-l7";
		pm6155_1_l7 = "/soc/rpmh-regulator-ldoa7/regulator-pm6155-1-l7";
		L8A = "/soc/rpmh-regulator-ldoa8/regulator-pm6155-1-l8";
		pm6155_1_l8 = "/soc/rpmh-regulator-ldoa8/regulator-pm6155-1-l8";
		vreg_conn_1p8 = "/soc/vreg_conn_1p8";
		vreg_conn_pa = "/soc/vreg_conn_pa";
		bluetooth_ext = "/soc/bt_qca6174";
		dsi_anx_7625_1 = "/soc/qcom,dsi-display@17";
		dsi_dp1 = "/soc/qcom,dsi-display@1";
		dsi_anx_7625_1_out = "/soc/qcom,dsi-display@1/ports/port@0/endpoint";
		sde_wb = "/soc/qcom,wb-display@0";
		pcie0 = "/soc/qcom,pcie@1c08000";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		firmware = "/firmware";
		reserved_memory = "/reserved-memory";
		hyp_region = "/reserved-memory/hyp_region@85700000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@85e00000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@85fff000";
		smem_region = "/reserved-memory/smem@86000000";
		removed_region = "/reserved-memory/removed_region@86200000";
		pil_camera_mem = "/reserved-memory/camera_region@8ab00000";
		pil_modem_mem = "/reserved-memory/modem_region@8b000000";
		pil_video_mem = "/reserved-memory/pil_video_region@92e00000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@93300000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@93500000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@95300000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@0x97100000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@0x97110000";
		pil_gpu_mem = "/reserved-memory/gpu_region@0x97115000";
		qseecom_mem = "/reserved-memory/qseecom_region@0x9e400000";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0x9f800000";
		adsp_mem = "/reserved-memory/adsp_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		sp_mem = "/reserved-memory/sp_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		wt_share_mem = "/reserved-memory/wt_region@a4000000";
		pstore = "/reserved-memory/ramoops@a4100000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@9e300000";
		dump_mem = "/reserved-memory/mem_dump_region";
		mtp_batterydata = "/qcom,battery-data";
	};
};
