<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-1" LaunchConfig="config_1" LaunchTime="1601759556">
  <File Type="ROUTE-BUS-SKEW" Name="Multiplier_Processor_Wrapper_bus_skew_routed.rpt"/>
  <File Type="PA-DCP" Name="Multiplier_Processor_Wrapper.dcp"/>
  <File Type="OPT-HWDEF" Name="Multiplier_Processor_Wrapper.hwdef"/>
  <File Type="ROUTE-PWR" Name="Multiplier_Processor_Wrapper_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Multiplier_Processor_Wrapper.tcl"/>
  <File Type="BITSTR-BMM" Name="Multiplier_Processor_Wrapper_bd.bmm"/>
  <File Type="OPT-DCP" Name="Multiplier_Processor_Wrapper_opt.dcp"/>
  <File Type="REPORTS-TCL" Name="Multiplier_Processor_Wrapper_reports.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="Multiplier_Processor_Wrapper_power_summary_routed.pb"/>
  <File Type="OPT-DRC" Name="Multiplier_Processor_Wrapper_drc_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="Multiplier_Processor_Wrapper_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="Multiplier_Processor_Wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="Multiplier_Processor_Wrapper_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Multiplier_Processor_Wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Multiplier_Processor_Wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Multiplier_Processor_Wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Multiplier_Processor_Wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Multiplier_Processor_Wrapper_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="Multiplier_Processor_Wrapper.bin"/>
  <File Type="PHYSOPT-DCP" Name="Multiplier_Processor_Wrapper_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="Multiplier_Processor_Wrapper.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="Multiplier_Processor_Wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Multiplier_Processor_Wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Multiplier_Processor_Wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Multiplier_Processor_Wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Multiplier_Processor_Wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Multiplier_Processor_Wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Multiplier_Processor_Wrapper_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="Multiplier_Processor_Wrapper.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Multiplier_Processor_Wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Multiplier_Processor_Wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Multiplier_Processor_Wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Multiplier_Processor_Wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Multiplier_Processor_Wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Multiplier_Processor_Wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Multiplier_Processor_Wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Multiplier_Processor_Wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="Multiplier_Processor_Wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Multiplier_Processor_Wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Multiplier_Processor_Wrapper_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Multiplier_Processor_Wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Multiplier_Processor_Wrapper_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="Multiplier_Processor_Wrapper.bit"/>
  <File Type="BITSTR-RBT" Name="Multiplier_Processor_Wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="Multiplier_Processor_Wrapper.nky"/>
  <File Type="PDI-FILE" Name="Multiplier_Processor_Wrapper.pdi"/>
  <File Type="RCFI_FILE" Name="Multiplier_Processor_Wrapper.rcfi"/>
  <File Type="CFI_FILE" Name="Multiplier_Processor_Wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="Multiplier_Processor_Wrapper.rnpi"/>
  <File Type="NPI_FILE" Name="Multiplier_Processor_Wrapper.npi"/>
  <File Type="RBD_FILE" Name="Multiplier_Processor_Wrapper.rbd"/>
  <File Type="BITSTR-LTX" Name="Multiplier_Processor_Wrapper.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="Multiplier_Processor_Wrapper.sysdef"/>
  <File Type="BG-BGN" Name="Multiplier_Processor_Wrapper.bgn"/>
  <File Type="BG-DRC" Name="Multiplier_Processor_Wrapper.drc"/>
  <File Type="RDI-RDI" Name="Multiplier_Processor_Wrapper.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="multiplyComputePynq_multiplyComputePynq_routed.dcp"/>
  <File Type="BG-PARTITION-CELL-BIT" Name="multiplyComputePynq_multiplyComputePynq_partial.bit"/>
  <File Type="BG-PARTITION-LTX" Name="multiplyComputePynq_multiplyComputePynq.ltx"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/definitions.h">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Multiplier_Processor_Wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Multiplier_Processor_Wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/ConstraintFiles/XBarMulti.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../staticXBarMulti/staticXBarMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc"/>
        <Attr Name="ImportTime" Val="1594853442"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/ConstraintFiles/XBarMulti.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="multiplyComputePynq"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_3_0"/>
</GenRun>
