(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h5a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hf):(1'h0)] wire0;
  input wire signed [(4'hd):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire3;
  wire [(5'h12):(1'h0)] wire86;
  wire signed [(4'ha):(1'h0)] wire85;
  wire signed [(5'h14):(1'h0)] wire4;
  wire signed [(4'hb):(1'h0)] wire5;
  wire [(4'hd):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire7;
  wire signed [(4'h8):(1'h0)] wire83;
  assign y = {wire86, wire85, wire4, wire5, wire6, wire7, wire83, (1'h0)};
  assign wire4 = wire0;
  assign wire5 = wire0[(3'h7):(3'h6)];
  assign wire6 = $signed($unsigned((wire2 >= "OgVKFt7s3hrKRGPl")));
  assign wire7 = ((($unsigned((wire5 != (8'hb0))) ?
                         (((8'hbc) > wire0) ?
                             "NWkqad9" : {wire5,
                                 wire1}) : (~^$unsigned(wire3))) * wire2[(4'h8):(2'h2)]) ?
                     {{(+wire1), wire0[(3'h6):(3'h4)]}} : wire0);
  module8 #() modinst84 (wire83, clk, wire6, wire1, wire3, wire7, wire0);
  assign wire85 = "recg5F36Lc9";
  assign wire86 = (^(^~$unsigned((wire1 ?
                      (wire5 ? (8'hbf) : wire3) : (wire3 && wire7)))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module8
#(parameter param82 = {{{(((8'hb1) ^~ (8'hb8)) ? (!(8'haf)) : ((7'h40) ? (8'hb4) : (8'ha0)))}}, ((&(~&(+(8'hb0)))) == ((&(^~(8'hba))) << (+((8'hb9) ? (8'hbf) : (8'had)))))})
(y, clk, wire13, wire12, wire11, wire10, wire9);
  output wire [(32'h325):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire13;
  input wire signed [(4'hd):(1'h0)] wire12;
  input wire [(5'h13):(1'h0)] wire11;
  input wire [(3'h4):(1'h0)] wire10;
  input wire [(4'hf):(1'h0)] wire9;
  wire signed [(5'h11):(1'h0)] wire48;
  wire [(2'h3):(1'h0)] wire47;
  wire signed [(4'hf):(1'h0)] wire46;
  wire [(3'h7):(1'h0)] wire45;
  wire [(5'h12):(1'h0)] wire44;
  wire [(4'hc):(1'h0)] wire43;
  wire signed [(4'hd):(1'h0)] wire42;
  wire signed [(5'h13):(1'h0)] wire18;
  wire [(4'hf):(1'h0)] wire17;
  wire signed [(4'he):(1'h0)] wire16;
  wire signed [(4'hd):(1'h0)] wire15;
  wire signed [(4'ha):(1'h0)] wire14;
  reg [(4'hf):(1'h0)] reg81 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg78 = (1'h0);
  reg [(4'hb):(1'h0)] reg77 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg76 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg75 = (1'h0);
  reg [(5'h12):(1'h0)] reg74 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg72 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg70 = (1'h0);
  reg [(4'he):(1'h0)] reg69 = (1'h0);
  reg [(5'h11):(1'h0)] reg68 = (1'h0);
  reg [(2'h3):(1'h0)] reg66 = (1'h0);
  reg [(4'h9):(1'h0)] reg65 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg64 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg63 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg62 = (1'h0);
  reg [(2'h3):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg60 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg57 = (1'h0);
  reg [(5'h14):(1'h0)] reg56 = (1'h0);
  reg [(2'h2):(1'h0)] reg54 = (1'h0);
  reg [(2'h3):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg52 = (1'h0);
  reg [(4'h8):(1'h0)] reg51 = (1'h0);
  reg [(4'hc):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg40 = (1'h0);
  reg [(3'h4):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg37 = (1'h0);
  reg [(5'h15):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg35 = (1'h0);
  reg signed [(4'he):(1'h0)] reg34 = (1'h0);
  reg [(3'h5):(1'h0)] reg33 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg31 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg28 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg27 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg26 = (1'h0);
  reg [(5'h10):(1'h0)] reg24 = (1'h0);
  reg [(3'h6):(1'h0)] reg23 = (1'h0);
  reg [(4'h9):(1'h0)] reg22 = (1'h0);
  reg [(5'h14):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg79 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg73 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg67 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg38 = (1'h0);
  reg [(3'h4):(1'h0)] reg32 = (1'h0);
  reg [(4'hf):(1'h0)] reg29 = (1'h0);
  reg [(4'hd):(1'h0)] reg25 = (1'h0);
  reg [(4'ha):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h6):(1'h0)] forvar19 = (1'h0);
  assign y = {wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 reg81,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg49,
                 reg41,
                 reg40,
                 reg39,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg31,
                 reg30,
                 reg28,
                 reg27,
                 reg26,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg80,
                 reg79,
                 reg73,
                 reg67,
                 reg55,
                 reg50,
                 reg38,
                 reg32,
                 reg29,
                 reg25,
                 reg20,
                 forvar19,
                 (1'h0)};
  assign wire14 = wire10;
  assign wire15 = {wire13};
  assign wire16 = {((wire11 ^ ((wire12 ?
                          wire10 : wire15) <= (^~wire12))) <= wire14[(3'h5):(3'h4)])};
  assign wire17 = (~("6" < {wire12[(4'hd):(4'hd)],
                      ((wire14 ? wire12 : wire15) ?
                          (wire13 && wire15) : wire9)}));
  assign wire18 = (|"HFMAnfBe0Ck");
  always
    @(posedge clk) begin
      if ((($signed("") ? "" : "") <<< $unsigned(("UUByg" & (&{wire15,
          (8'hac)})))))
        begin
          for (forvar19 = (1'h0); (forvar19 < (1'h1)); forvar19 = (forvar19 + (1'h1)))
            begin
              reg20 = (&$unsigned(($unsigned(wire10[(2'h2):(1'h0)]) ?
                  "IDp1" : (~&(8'hb3)))));
            end
          if ("usWR7tksYl")
            begin
              reg21 <= (8'hab);
              reg22 <= (wire10[(2'h3):(2'h2)] ? wire12 : "eggNMwhvSkTIl3g3");
              reg23 <= "zYpkFRVomNNlfSuPUt5K";
              reg24 <= $unsigned(("iOFPx7e" != ("Mtr98Aby3pL4i4za52e8" ?
                  wire17[(4'hb):(3'h6)] : reg21[(5'h11):(4'hc)])));
            end
          else
            begin
              reg21 <= reg23;
              reg22 <= reg21[(5'h14):(2'h2)];
              reg23 <= $unsigned(($signed(wire12[(4'h9):(4'h8)]) ~^ $signed(wire12[(4'h9):(4'h9)])));
              reg25 = wire10;
              reg26 <= $unsigned({wire13[(3'h5):(1'h0)],
                  ($signed((~|wire10)) ?
                      $unsigned((wire13 ?
                          reg20 : wire13)) : (~&reg21[(1'h1):(1'h1)]))});
            end
          reg27 <= {(($signed(wire14[(1'h0):(1'h0)]) ?
                  {$unsigned((8'had)),
                      (8'hbc)} : wire15) >> $unsigned((|(wire18 ?
                  (7'h44) : (8'hb6))))),
              reg20[(3'h7):(3'h5)]};
        end
      else
        begin
          for (forvar19 = (1'h0); (forvar19 < (3'h4)); forvar19 = (forvar19 + (1'h1)))
            begin
              reg21 <= (("h" >> "R23v89oKrNmqp") ?
                  reg23[(3'h4):(2'h2)] : (reg21 - $unsigned("vz0AbeCV4LcHJsKe2mx")));
              reg22 <= $unsigned($signed("fNJx8KieS3IGGbDuRH"));
            end
          if ("aB")
            begin
              reg23 <= ("lkXokN" | $unsigned((wire14 ?
                  $signed(wire16) : (wire11[(2'h3):(1'h1)] >>> $unsigned(wire16)))));
              reg24 <= wire18;
              reg26 <= (7'h41);
            end
          else
            begin
              reg23 <= "uFkKFNGf2V72hK";
              reg25 = wire14[(3'h7):(3'h6)];
              reg26 <= $signed(reg24[(2'h3):(1'h1)]);
              reg27 <= $unsigned((&$unsigned($signed(reg20[(4'h8):(3'h4)]))));
            end
          if ($signed((((~&$unsigned(reg24)) >>> $signed(wire10)) ?
              "MrpCXv5" : reg20[(2'h3):(1'h0)])))
            begin
              reg28 <= reg23;
              reg29 = (+(reg26[(3'h4):(2'h3)] >>> (($signed((8'ha3)) - $signed(reg21)) >> reg22[(2'h2):(1'h1)])));
              reg30 <= (("4FrJSN" ^~ (-wire11[(4'hb):(3'h5)])) >> ((($signed(wire18) | (reg27 ?
                  reg28 : reg21)) && $unsigned((reg24 ?
                  (8'ha9) : reg22))) >> ({$unsigned(wire9),
                  ((8'hb1) > reg20)} ~^ reg24[(4'he):(4'hb)])));
              reg31 <= ("QJEPfPMlbq9YBy4cL" > (("EEMtuWfcFGZ5vk" ?
                  (|(wire16 ^ wire13)) : wire9) - $signed(($signed(wire10) != "UC3GoXiVYPbbgM"))));
            end
          else
            begin
              reg28 <= ("VgQWIn" < ($signed($signed(wire10)) ^ (~&$signed((reg29 ?
                  (8'hac) : wire13)))));
              reg30 <= reg23;
              reg31 <= {wire9, $signed("0UD4kCvyKz3rT0ov")};
              reg32 = $unsigned($signed((8'h9c)));
            end
          reg33 <= reg21;
          if ($signed(($unsigned(reg31) + (~^"FMGGaw8v4qF8L6a"))))
            begin
              reg34 <= {$signed(wire12),
                  $signed((($signed(wire18) <= $signed(reg28)) >>> (&((8'ha6) ?
                      (8'ha2) : reg20))))};
              reg35 <= reg20[(3'h4):(1'h1)];
              reg36 <= $signed(($signed({(!reg25)}) ?
                  "RmwmiV1xE" : reg34[(3'h7):(2'h2)]));
              reg37 <= ("tfiAyD3Wd3zFB" ^ (((+$unsigned(reg30)) * {(7'h42),
                  (wire18 ? wire12 : wire18)}) ^ "we2lPyc12N"));
            end
          else
            begin
              reg34 <= ($unsigned(reg32) - "ITepmECJM");
              reg35 <= $unsigned(wire15[(4'h9):(4'h8)]);
              reg36 <= $signed("SAEX");
            end
        end
      reg38 = "g0IZVEhdIOTFZYCx2";
      reg39 <= ($signed(($signed($unsigned(wire12)) << {{reg31, (8'ha6)}})) ?
          (~^forvar19[(3'h4):(2'h2)]) : reg27[(2'h3):(2'h2)]);
      reg40 <= $signed($signed(("BrZWQ7fxX" && "1")));
      reg41 <= reg24[(4'ha):(3'h6)];
    end
  assign wire42 = $signed($unsigned(((~(|(8'haf))) ?
                      $signed($unsigned(wire18)) : $signed(wire15[(4'h9):(4'h8)]))));
  assign wire43 = (((7'h43) >>> ((~$signed(reg26)) ~^ wire17[(4'ha):(3'h4)])) ?
                      (~reg30) : (-$unsigned(((wire42 ^~ reg36) ?
                          (|reg27) : $signed(wire15)))));
  assign wire44 = reg41[(3'h7):(3'h6)];
  assign wire45 = reg37;
  assign wire46 = (!{wire17[(4'he):(3'h5)], reg22});
  assign wire47 = $signed($unsigned($signed({reg39})));
  assign wire48 = wire16;
  always
    @(posedge clk) begin
      if ((-(^$signed(reg39[(1'h1):(1'h0)]))))
        begin
          reg49 <= wire44;
          if (reg27[(1'h1):(1'h0)])
            begin
              reg50 = reg34;
              reg51 <= (!$signed(wire12));
              reg52 <= $signed(((reg27[(2'h3):(1'h0)] || reg27) + (8'ha1)));
              reg53 <= ("8Q4p2NSkfx" != $signed(({(reg49 ? reg37 : wire42),
                  (-(8'hae))} <= ((+(8'hbd)) >>> (wire12 ? reg50 : wire15)))));
              reg54 <= "U1y";
            end
          else
            begin
              reg51 <= $unsigned(reg53);
              reg52 <= ($signed(wire9[(4'ha):(4'h8)]) <<< reg53);
              reg53 <= $signed($signed({(&(reg39 ? reg31 : reg50))}));
            end
        end
      else
        begin
          if ($unsigned(reg49[(3'h4):(2'h3)]))
            begin
              reg49 <= {(^~(7'h42))};
              reg51 <= ("Ivt" - $signed((8'hb0)));
            end
          else
            begin
              reg50 = (+$unsigned((-(!wire43))));
              reg55 = {reg30[(3'h5):(1'h1)],
                  (~&(((reg52 > wire9) + $unsigned((8'ha6))) >>> "78fWagi"))};
              reg56 <= $unsigned(wire9[(4'hd):(1'h0)]);
            end
        end
      if (((~(8'hb3)) + "KAlFbqn2GnYmSsSJ"))
        begin
          reg57 <= $signed($unsigned(reg37[(3'h4):(3'h4)]));
        end
      else
        begin
          reg57 <= "ccU5OzDBOfn1";
        end
      if ("muu")
        begin
          reg58 <= $unsigned(reg23[(3'h4):(2'h2)]);
          if ((((!((-reg55) >= ((8'ha6) ?
                  reg40 : reg33))) >>> "4zGn9z1b0AHXPQngU9h") ?
              reg27[(1'h1):(1'h0)] : $signed(wire15)))
            begin
              reg59 <= $signed(wire43);
              reg60 <= $unsigned({("pF" ~^ reg49),
                  {(reg28[(3'h4):(1'h0)] >> wire48)}});
              reg61 <= $signed($signed($signed("m")));
              reg62 <= ((8'ha2) <<< $signed(wire43[(1'h1):(1'h0)]));
              reg63 <= ("L5HPWU4bc" ^ (!(reg22 ?
                  (reg50 ? (~reg60) : $signed((7'h44))) : $signed(wire16))));
            end
          else
            begin
              reg59 <= $unsigned(((reg51 ?
                  $unsigned((~reg56)) : $signed((|(8'haa)))) < (~&{{reg56,
                      wire13}})));
              reg60 <= (|(($unsigned(wire16) ?
                      ((^~wire48) ?
                          reg57 : (reg51 ? wire46 : reg34)) : {(reg26 ?
                              reg35 : wire18),
                          "JXfWZ8Ht1zNSs2sP6HV"}) ?
                  reg35[(2'h3):(2'h2)] : wire15));
              reg61 <= $signed((^reg60));
              reg62 <= $unsigned((({"H12re",
                      (wire14 == wire43)} << $signed($signed(reg60))) ?
                  $signed(reg57) : ((wire17[(4'hb):(4'h9)] ?
                      (reg51 >> reg58) : $signed(wire11)) ^ reg57)));
            end
          reg64 <= $signed(reg49[(4'ha):(1'h0)]);
          reg65 <= $unsigned("");
        end
      else
        begin
          reg58 <= $unsigned($signed(((~^$unsigned(wire45)) ?
              reg40[(3'h6):(2'h2)] : reg21)));
        end
      if ({{$unsigned({(wire48 || reg34)}),
              (({reg27} ? reg24 : (reg22 ? reg57 : wire14)) ~^ reg33)},
          $signed(reg40)})
        begin
          reg66 <= {$unsigned($signed("M08gMb6ckaB2ddC"))};
        end
      else
        begin
          if ({((~reg52[(3'h7):(3'h4)]) ? reg56 : wire13),
              ($signed({(reg26 & wire18), (8'ha2)}) ?
                  reg51 : ("aq" ? "2g367QR7xS" : $signed($unsigned(wire46))))})
            begin
              reg66 <= "CsMf";
            end
          else
            begin
              reg66 <= reg62[(1'h1):(1'h1)];
            end
          if ($signed((|$signed((&(reg34 ? wire46 : wire15))))))
            begin
              reg67 = reg55;
            end
          else
            begin
              reg68 <= (reg22 ^ reg28);
            end
          if (reg61[(2'h2):(1'h1)])
            begin
              reg69 <= (^$signed("cXPb"));
              reg70 <= reg35;
            end
          else
            begin
              reg69 <= (|{wire48[(3'h7):(3'h6)], (+($signed(reg69) ^ reg41))});
              reg70 <= (((!$signed((reg31 ^ reg57))) >>> $signed((|"cs"))) != "K2BSciJXm");
              reg71 <= wire10[(3'h4):(1'h0)];
              reg72 <= $unsigned($signed((-"DA3rCYLJCzhqDrtJcm")));
            end
          if ((($signed((reg34[(4'h9):(1'h0)] * $unsigned(reg72))) ?
              (~|reg40[(5'h12):(5'h12)]) : wire45) + wire17[(4'hd):(4'hd)]))
            begin
              reg73 = $unsigned(reg50);
              reg74 <= reg60;
              reg75 <= $signed($unsigned((wire46 - wire15)));
              reg76 <= (~&"6");
            end
          else
            begin
              reg74 <= "7IPcJQpG";
            end
        end
    end
  always
    @(posedge clk) begin
      reg77 <= (-{(reg66 | reg36[(1'h1):(1'h0)]),
          (wire18[(5'h12):(3'h4)] >>> wire48[(5'h11):(5'h10)])});
      reg78 <= (~|"4cJtciDqq7ZpZ");
      reg79 = $signed(($signed({(reg69 & wire14),
          {wire17, wire14}}) ^~ (-wire43[(2'h2):(2'h2)])));
      reg80 = "ZOPME4h5vRO0hhki";
      reg81 <= ("EinYI4o82" <= reg63);
    end
endmodule