Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 20 20:47:47 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-10  Warning           Missing property on synchronizer                1           
TIMING-15  Warning           Large hold violation                            5           
XDCH-2     Warning           Same min and max delay values on IO port        5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0                 4052       -5.249      -26.013                      5                 4052        3.500        0.000                       0                  1637  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 10.000}       20.000          50.000          
  CLKFBIN         {0.000 10.000}       20.000          50.000          
  clk_012         {0.000 40.000}       80.000          12.500          
  rgmii_txc_OBUF  {0.000 20.000}       40.000          25.000          
clk_fpga_0        {0.000 10.000}       20.000          50.000          
rgmii_rxc         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                          18.751        0.000                       0                     2  
  clk_012              76.340        0.000                      0                  348        0.146        0.000                      0                  348       39.500        0.000                       0                   182  
  rgmii_txc_OBUF                                                                                                                                                   38.408        0.000                       0                     2  
clk_fpga_0             12.870        0.000                      0                 3372        0.073        0.000                      0                 3372        8.870        0.000                       0                  1298  
rgmii_rxc               2.191        0.000                      0                  312       -5.249      -26.013                      5                  312        3.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_012            15.385        0.000                      0                   10        0.015        0.000                      0                   10  
rgmii_rxc     clk_fpga_0          0.157        0.000                      0                   10        0.337        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_012                     
(none)        clk_fpga_0    clk_012       
(none)                      clk_fpga_0    
(none)        clk_012       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        rgmii_rxc     clk_fpga_0    
(none)        clk_fpga_0    rgmii_rxc     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          CLKFBIN                         
(none)          clk_012                         
(none)          rgmii_txc_OBUF                  
(none)                          clk_012         
(none)                          clk_fpga_0      
(none)                          rgmii_rxc       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_012
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       76.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.340ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.191ns (35.032%)  route 2.209ns (64.968%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.436     9.040    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X38Y80         FDRE (Setup_fdre_C_CE)      -0.136    85.380    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         85.380    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 76.340    

Slack (MET) :             76.340ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.191ns (35.032%)  route 2.209ns (64.968%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.436     9.040    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X38Y80         FDRE (Setup_fdre_C_CE)      -0.136    85.380    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         85.380    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 76.340    

Slack (MET) :             76.340ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.191ns (35.032%)  route 2.209ns (64.968%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.436     9.040    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X38Y80         FDRE (Setup_fdre_C_CE)      -0.136    85.380    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         85.380    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 76.340    

Slack (MET) :             76.340ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.191ns (35.032%)  route 2.209ns (64.968%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.436     9.040    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X38Y80         FDRE (Setup_fdre_C_CE)      -0.136    85.380    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         85.380    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 76.340    

Slack (MET) :             76.340ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.191ns (35.032%)  route 2.209ns (64.968%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.436     9.040    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X38Y80         FDRE (Setup_fdre_C_CE)      -0.136    85.380    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         85.380    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 76.340    

Slack (MET) :             76.451ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.191ns (36.566%)  route 2.066ns (63.433%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.293     8.897    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X39Y80         FDRE (Setup_fdre_C_CE)      -0.168    85.348    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.348    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 76.451    

Slack (MET) :             76.451ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.191ns (36.566%)  route 2.066ns (63.433%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.293     8.897    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X39Y80         FDRE (Setup_fdre_C_CE)      -0.168    85.348    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         85.348    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 76.451    

Slack (MET) :             76.451ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.191ns (36.566%)  route 2.066ns (63.433%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.293     8.897    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X39Y80         FDRE (Setup_fdre_C_CE)      -0.168    85.348    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         85.348    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 76.451    

Slack (MET) :             76.451ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.191ns (36.566%)  route 2.066ns (63.433%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.293     8.897    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X39Y80         FDRE (Setup_fdre_C_CE)      -0.168    85.348    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         85.348    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 76.451    

Slack (MET) :             76.451ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.191ns (36.566%)  route 2.066ns (63.433%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 85.162 - 80.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          0.980     6.999    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.104    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     7.550 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.793     8.343    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.261     8.604 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=18, routed)          0.293     8.897    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.227    85.162    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                         clock pessimism              0.453    85.615    
                         clock uncertainty           -0.099    85.516    
    SLICE_X39Y80         FDRE (Setup_fdre_C_CE)      -0.168    85.348    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         85.348    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 76.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_eth_frm_tx/i_eth_crc32/crc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.508%)  route 0.064ns (25.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.553     1.827    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X48Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.141     1.968 r  i_eth_frm_tx/i_eth_crc32/crc_reg[8]/Q
                         net (fo=2, routed)           0.064     2.032    i_eth_frm_tx/i_eth_crc32/p_23_in
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.045     2.077 r  i_eth_frm_tx/i_eth_crc32/crc[16]_i_1/O
                         net (fo=1, routed)           0.000     2.077    i_eth_frm_tx/i_eth_crc32/crc[16]_i_1_n_0
    SLICE_X49Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.822     2.377    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[16]/C
                         clock pessimism             -0.537     1.840    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.091     1.931    i_eth_frm_tx/i_eth_crc32/crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_eth_frm_tx/i_eth_crc32/crc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.508%)  route 0.064ns (25.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.552     1.826    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X48Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     1.967 r  i_eth_frm_tx/i_eth_crc32/crc_reg[14]/Q
                         net (fo=2, routed)           0.064     2.031    i_eth_frm_tx/i_eth_crc32/p_29_in
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.045     2.076 r  i_eth_frm_tx/i_eth_crc32/crc[22]_i_1/O
                         net (fo=1, routed)           0.000     2.076    i_eth_frm_tx/i_eth_crc32/crc[22]_i_1_n_0
    SLICE_X49Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.820     2.375    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[22]/C
                         clock pessimism             -0.536     1.839    
    SLICE_X49Y87         FDCE (Hold_fdce_C_D)         0.091     1.930    i_eth_frm_tx/i_eth_crc32/crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.167%)  route 0.113ns (37.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.551     1.825    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X33Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[26]/Q
                         net (fo=1, routed)           0.113     2.079    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[26]
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.124 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.124    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[18]_i_1_n_0
    SLICE_X34Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.815     2.370    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X34Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[18]/C
                         clock pessimism             -0.515     1.855    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.121     1.976    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.552     1.826    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X34Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.990 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.051     2.042    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[15]
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.045     2.087 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.087    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[7]_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.817     2.372    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X35Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[7]/C
                         clock pessimism             -0.533     1.839    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.092     1.931    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_terminate_frame_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tlast_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.187ns (55.535%)  route 0.150ns (44.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.551     1.825    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_terminate_frame_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_terminate_frame_reg_reg/Q
                         net (fo=5, routed)           0.150     2.116    i_axis_async_fifo_adapter_tx/fifo_inst/m_terminate_frame_reg
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.046     2.162 r  i_axis_async_fifo_adapter_tx/fifo_inst/downsize.s_axis_tlast_reg_i_1/O
                         net (fo=1, routed)           0.000     2.162    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tlast_reg_reg_0
    SLICE_X36Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tlast_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.817     2.372    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X36Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tlast_reg_reg/C
                         clock pessimism             -0.534     1.838    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.133     1.971    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tlast_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_eth_frm_tx/i_eth_crc32/crc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.622%)  route 0.116ns (38.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.553     1.827    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X47Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     1.968 r  i_eth_frm_tx/i_eth_crc32/crc_reg[10]/Q
                         net (fo=2, routed)           0.116     2.084    i_eth_frm_tx/i_eth_crc32/p_25_in
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.129 r  i_eth_frm_tx/i_eth_crc32/crc[18]_i_1/O
                         net (fo=1, routed)           0.000     2.129    i_eth_frm_tx/i_eth_crc32/crc[18]_i_1_n_0
    SLICE_X47Y86         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.819     2.374    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X47Y86         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[18]/C
                         clock pessimism             -0.533     1.841    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.092     1.933    i_eth_frm_tx/i_eth_crc32/crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.090%)  route 0.112ns (34.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.550     1.824    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X32Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.112     2.100    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[13]
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.145 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.145    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[5]_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.815     2.370    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X32Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[5]/C
                         clock pessimism             -0.546     1.824    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.121     1.945    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 i_eth_frm_tx/i_eth_crc32/crc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.352%)  route 0.150ns (44.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.552     1.826    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X47Y86         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     1.967 r  i_eth_frm_tx/i_eth_crc32/crc_reg[18]/Q
                         net (fo=2, routed)           0.150     2.117    i_eth_frm_tx/i_eth_crc32/p_33_in
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.162 r  i_eth_frm_tx/i_eth_crc32/crc[26]_i_1/O
                         net (fo=1, routed)           0.000     2.162    i_eth_frm_tx/i_eth_crc32/crc[26]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.819     2.374    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X46Y86         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[26]/C
                         clock pessimism             -0.535     1.839    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.121     1.960    i_eth_frm_tx/i_eth_crc32/crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.745%)  route 0.154ns (45.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.550     1.824    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X37Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/Q
                         net (fo=50, routed)          0.154     2.119    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.045     2.164 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.164    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[1]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.816     2.371    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X36Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[1]/C
                         clock pessimism             -0.534     1.837    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.120     1.957    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.108%)  route 0.158ns (45.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.550     1.824    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X37Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/Q
                         net (fo=50, routed)          0.158     2.123    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.045     2.168 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     2.168    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[2]_i_2_n_0
    SLICE_X36Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.816     2.371    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X36Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[2]/C
                         clock pessimism             -0.534     1.837    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.121     1.958    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_012
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { mmcme2_base_inst1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         80.000      77.830     RAMB36_X2Y16     i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         80.000      78.408     BUFGCTRL_X0Y17   clk_012_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y104    i_rgmii_tx_ddr/ODDR_0/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y105    i_rgmii_tx_ddr/ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y103    i_rgmii_tx_ddr/ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y108    i_rgmii_tx_ddr/ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y107    i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_txc_OBUF
  To Clock:  rgmii_txc_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_txc_OBUF
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcme2_base_inst1/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19   rgmii_txc_OBUF_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.870ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.799ns (40.928%)  route 4.040ns (59.072%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     9.018 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.116 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.116    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.297 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.297    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[8]
    SLICE_X35Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.059    22.167    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 12.870    

Slack (MET) :             12.884ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 2.785ns (40.806%)  route 4.040ns (59.194%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     9.018 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.283 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.283    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[5]
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.059    22.167    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 12.884    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.780ns (40.763%)  route 4.040ns (59.237%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     9.018 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.278 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.278    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[7]
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.059    22.167    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 2.720ns (40.237%)  route 4.040ns (59.763%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     9.018 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.218 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[6]
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.059    22.167    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.968ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 2.701ns (40.069%)  route 4.040ns (59.931%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     9.018 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.199 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.199    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[4]
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.059    22.167    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                 12.968    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.592ns (39.084%)  route 4.040ns (60.916%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.587     9.090 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.090    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[3]
    SLICE_X35Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.234    22.217    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.059    22.166    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.543ns (38.630%)  route 4.040ns (61.370%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.538     9.041 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.041    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[2]
    SLICE_X35Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.234    22.217    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.059    22.166    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.829ns (27.934%)  route 4.719ns (72.066%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 22.256 - 20.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.428     2.507    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.348     2.855 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=9, routed)           1.222     4.077    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X33Y86         LUT3 (Prop_lut3_I1_O)        0.242     4.319 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.624     4.944    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.105     5.049 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.163     6.211    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.105     6.316 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.903     7.219    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.105     7.324 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.324    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.781 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.981 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.807     8.788    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y88         LUT3 (Prop_lut3_I0_O)        0.267     9.055 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.055    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.273    22.256    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.192    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X30Y88         FDRE (Setup_fdre_C_D)        0.106    22.252    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 13.197    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 2.418ns (37.442%)  route 4.040ns (62.558%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379     2.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.398     2.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=5, routed)           0.815     3.671    i_axis_async_fifo_adapter_tx/fifo_inst/bin2gray_return00_in[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.235     3.906 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3/O
                         net (fo=1, routed)           0.000     3.906    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_3_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.352 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=20, routed)          0.709     5.060    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X40Y82         LUT3 (Prop_lut3_I1_O)        0.261     5.321 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.509     5.830    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.108     5.938 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.800     6.738    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.289     7.027 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.531     7.557    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.268     7.825 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.677     8.503    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.413     8.916 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.916    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[1]
    SLICE_X35Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.234    22.217    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.059    22.166    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.271ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.895ns (29.273%)  route 4.579ns (70.727%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 22.256 - 20.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.428     2.507    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.348     2.855 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=9, routed)           1.222     4.077    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X33Y86         LUT3 (Prop_lut3_I1_O)        0.242     4.319 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.624     4.944    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.105     5.049 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.163     6.211    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.105     6.316 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.903     7.219    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.105     7.324 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.324    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.781 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.041 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.666     8.708    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y88         LUT3 (Prop_lut3_I0_O)        0.273     8.981 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.981    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.273    22.256    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.192    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X30Y88         FDRE (Setup_fdre_C_D)        0.106    22.252    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 13.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.096%)  route 0.191ns (59.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.656     0.992    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.191     1.311    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.238    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.329%)  route 0.170ns (54.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.558     0.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.170     1.205    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.558     0.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.110     1.132    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X32Y96         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.037    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.558     0.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.114     1.135    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X32Y93         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.039    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.726%)  route 0.174ns (55.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.572     0.908    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.174     1.223    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y86         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.838     1.204    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.463%)  route 0.247ns (62.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[28]/Q
                         net (fo=1, routed)           0.247     1.288    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X2Y17         RAMB36E1                                     r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.859     1.225    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.243     1.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.558     0.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/Q
                         net (fo=1, routed)           0.113     1.148    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.556     0.892    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X43Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]/Q
                         net (fo=4, routed)           0.126     1.158    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/DIB
    SLICE_X42Y96         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.824     1.190    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/WCLK
    SLICE_X42Y96         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y96         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.051    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.708%)  route 0.132ns (48.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.556     0.892    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X43Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[3]/Q
                         net (fo=4, routed)           0.132     1.164    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/DIA
    SLICE_X42Y97         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.825     1.191    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/WCLK
    SLICE_X42Y97         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X42Y97         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.056    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.164%)  route 0.085ns (39.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.556     0.892    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X43Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[5]/Q
                         net (fo=4, routed)           0.085     1.104    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/DIC
    SLICE_X42Y96         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.824     1.190    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/WCLK
    SLICE_X42Y96         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y96         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090     0.995    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16    i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y18    i_axis_width_converter_rx/fifo_inst/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y99    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y98    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y97    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y99    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y99    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y99    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y99    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.191ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -5.249ns,  Total Violation      -26.013ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc fall@4.000ns)
  Data Path Delay:        7.756ns  (logic 1.545ns (19.918%)  route 6.211ns (80.082%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
                         input delay                 -1.000     3.000    
    K18                                               0.000     3.000 f  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     3.000    rgmii_rx_ctl
    K18                  IBUF (Prop_ibuf_I_O)         1.420     4.420 f  rgmii_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           6.211    10.631    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rx_ctl
    SLICE_X98Y113        LUT2 (Prop_lut2_I1_O)        0.125    10.756 r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_i_1/O
                         net (fo=1, routed)           0.000    10.756    gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_i_1_n_0
    SLICE_X98Y113        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.499    12.877    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X98Y113        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/C
                         clock pessimism              0.000    12.877    
                         clock uncertainty           -0.035    12.841    
    SLICE_X98Y113        FDCE (Setup_fdce_C_D)        0.106    12.947    gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.345ns (33.522%)  route 2.667ns (66.478%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.544     9.102    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.281    12.659    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.369    13.028    
                         clock uncertainty           -0.035    12.992    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.338    12.654    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.345ns (33.522%)  route 2.667ns (66.478%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.544     9.102    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.281    12.659    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                         clock pessimism              0.369    13.028    
                         clock uncertainty           -0.035    12.992    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.338    12.654    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.345ns (33.488%)  route 2.671ns (66.512%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 12.660 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.548     9.106    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.282    12.660    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X59Y87         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                         clock pessimism              0.401    13.061    
                         clock uncertainty           -0.035    13.025    
    SLICE_X59Y87         FDRE (Setup_fdre_C_CE)      -0.338    12.687    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.345ns (34.576%)  route 2.545ns (65.424%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.422     8.980    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.285    12.663    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X61Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.369    13.032    
                         clock uncertainty           -0.035    12.996    
    SLICE_X61Y91         FDRE (Setup_fdre_C_CE)      -0.338    12.658    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.345ns (34.593%)  route 2.543ns (65.407%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 12.662 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.420     8.978    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.284    12.662    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X60Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.369    13.031    
                         clock uncertainty           -0.035    12.995    
    SLICE_X60Y89         FDRE (Setup_fdre_C_CE)      -0.338    12.657    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.345ns (34.520%)  route 2.551ns (65.480%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 12.661 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.428     8.986    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283    12.661    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                         clock pessimism              0.401    13.062    
                         clock uncertainty           -0.035    13.026    
    SLICE_X58Y89         FDRE (Setup_fdre_C_CE)      -0.306    12.720    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.345ns (34.520%)  route 2.551ns (65.480%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 12.661 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.428     8.986    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283    12.661    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                         clock pessimism              0.401    13.062    
                         clock uncertainty           -0.035    13.026    
    SLICE_X58Y89         FDRE (Setup_fdre_C_CE)      -0.306    12.720    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.345ns (34.520%)  route 2.551ns (65.480%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 12.661 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 f  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 f  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.578     8.433    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I3_O)        0.125     8.558 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.428     8.986    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283    12.661    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                         clock pessimism              0.401    13.062    
                         clock uncertainty           -0.035    13.026    
    SLICE_X58Y89         FDRE (Setup_fdre_C_CE)      -0.306    12.720    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.346ns (34.069%)  route 2.605ns (65.931%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X57Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.379     5.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=15, routed)          0.915     6.383    i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.105     6.488 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     6.488    i_axis_width_converter_rx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.963 r  i_axis_width_converter_rx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=28, routed)          0.631     7.594    i_axis_width_converter_rx/fifo_inst/CO[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.261     7.855 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3/O
                         net (fo=11, routed)          0.674     8.529    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_3_n_0
    SLICE_X59Y90         LUT5 (Prop_lut5_I1_O)        0.126     8.655 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]_i_1/O
                         net (fo=1, routed)           0.385     9.041    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.285    12.663    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X61Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.369    13.032    
                         clock uncertainty           -0.035    12.996    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)       -0.201    12.795    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  3.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.249ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 1.354ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    K18                                               0.000    -1.000 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rx_ctl
    K18                  IBUF (Prop_ibuf_I_O)         1.354     0.354 r  rgmii_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           0.000     0.354    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rx_ctl
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.762     5.413    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C
                         clock pessimism              0.000     5.413    
                         clock uncertainty            0.035     5.448    
    ILOGIC_X1Y125        IDDR (Hold_iddr_C_D)         0.155     5.603    gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 -5.249    

Slack (VIOLATED) :        -5.204ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M18                                               0.000    -1.000 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[2]
    M18                  IBUF (Prop_ibuf_I_O)         1.408     0.408 r  rgmii_rd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.408    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[2]
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.771     5.422    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y133        IDDR (Hold_iddr_C_D)         0.155     5.612    gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 -5.204    

Slack (VIOLATED) :        -5.191ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 1.421ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M17                                               0.000    -1.000 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[3]
    M17                  IBUF (Prop_ibuf_I_O)         1.421     0.421 r  rgmii_rd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.421    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[3]
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.771     5.422    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y134        IDDR (Hold_iddr_C_D)         0.155     5.612    gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                 -5.191    

Slack (VIOLATED) :        -5.187ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 1.430ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    J14                                               0.000    -1.000 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[0]
    J14                  IBUF (Prop_ibuf_I_O)         1.430     0.430 r  rgmii_rd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.430    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[0]
    ILOGIC_X1Y109        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.776     5.427    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y109        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/C
                         clock pessimism              0.000     5.427    
                         clock uncertainty            0.035     5.462    
    ILOGIC_X1Y109        IDDR (Hold_iddr_C_D)         0.155     5.617    gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -5.187    

Slack (VIOLATED) :        -5.183ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - rgmii_rxc fall@4.000ns)
  Data Path Delay:        1.434ns  (logic 1.434ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 9.427 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
                         input delay                 -1.000     3.000    
    K14                                               0.000     3.000 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     3.000    rgmii_rd[1]
    K14                  IBUF (Prop_ibuf_I_O)         1.434     4.434 r  rgmii_rd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     4.434    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[1]
    ILOGIC_X1Y110        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     5.406 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     7.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     7.651 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.776     9.427    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y110        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/C
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.035     9.462    
    ILOGIC_X1Y110        IDDR (Hold_iddr_C_D)         0.155     9.617    gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -9.617    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                 -5.183    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.575     1.685    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     1.881    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg[7]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C
                         clock pessimism             -0.525     1.685    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.078     1.763    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.575     1.685    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     1.881    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg[5]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                         clock pessimism             -0.525     1.685    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.076     1.761    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.575     1.685    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.881    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg[1]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
                         clock pessimism             -0.525     1.685    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.075     1.760    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.575     1.685    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     1.881    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg[4]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                         clock pessimism             -0.525     1.685    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.071     1.756    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.470%)  route 0.281ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.576     1.686    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X54Y94         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.148     1.834 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.281     2.115    i_axis_width_converter_rx/fifo_inst/DIADI[14]
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.883     2.249    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism             -0.509     1.740    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.243     1.983    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y18    i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  rgmii_rxc_IBUF_BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y125   gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y109   gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y110   gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y133   gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y134   gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X98Y113   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y113   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y113   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y113   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y113   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y111   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       15.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.385ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.779ns  (logic 0.379ns (5.591%)  route 6.400ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 62.457 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.378    62.457    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.379    62.836 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           6.400    69.236    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.073    84.621    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         84.621    
                         arrival time                         -69.236    
  -------------------------------------------------------------------
                         slack                                 15.385    

Slack (MET) :             15.502ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.661ns  (logic 0.379ns (5.689%)  route 6.282ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.458ns = ( 62.458 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.379    62.458    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X43Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    62.837 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           6.282    69.119    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.073    84.621    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         84.621    
                         arrival time                         -69.119    
  -------------------------------------------------------------------
                         slack                                 15.502    

Slack (MET) :             15.685ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.537ns  (logic 0.379ns (5.798%)  route 6.158ns (94.202%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 85.165 - 80.000 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 62.461 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.382    62.461    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y83         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.379    62.840 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           6.158    68.998    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X38Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.230    85.165    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    85.165    
                         clock uncertainty           -0.466    84.698    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)       -0.015    84.683    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         84.683    
                         arrival time                         -68.998    
  -------------------------------------------------------------------
                         slack                                 15.685    

Slack (MET) :             16.020ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.145ns  (logic 0.379ns (6.168%)  route 5.766ns (93.832%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 62.457 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.378    62.457    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.379    62.836 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           5.766    68.602    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.072    84.622    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         84.622    
                         arrival time                         -68.602    
  -------------------------------------------------------------------
                         slack                                 16.020    

Slack (MET) :             16.114ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.101ns  (logic 0.379ns (6.212%)  route 5.722ns (93.788%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 62.456 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.377    62.456    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    62.835 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           5.722    68.557    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.024    84.670    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         84.670    
                         arrival time                         -68.557    
  -------------------------------------------------------------------
                         slack                                 16.114    

Slack (MET) :             16.225ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.940ns  (logic 0.433ns (7.290%)  route 5.507ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 62.454 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.375    62.454    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y78         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.433    62.887 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           5.507    68.394    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.075    84.619    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         84.619    
                         arrival time                         -68.394    
  -------------------------------------------------------------------
                         slack                                 16.225    

Slack (MET) :             16.249ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.914ns  (logic 0.433ns (7.321%)  route 5.481ns (92.679%))
  Logic Levels:           0  
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 62.454 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.375    62.454    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y78         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.433    62.887 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           5.481    68.368    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X40Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X40Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.077    84.617    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         84.617    
                         arrival time                         -68.368    
  -------------------------------------------------------------------
                         slack                                 16.249    

Slack (MET) :             16.789ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.422ns  (logic 0.379ns (6.990%)  route 5.043ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 62.456 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.377    62.456    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    62.835 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           5.043    67.878    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.027    84.667    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         84.667    
                         arrival time                         -67.878    
  -------------------------------------------------------------------
                         slack                                 16.789    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.061ns  (logic 0.379ns (7.489%)  route 4.682ns (92.511%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 62.457 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.378    62.457    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.379    62.836 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           4.682    67.518    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.044    84.650    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         84.650    
                         arrival time                         -67.518    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        4.846ns  (logic 0.379ns (7.821%)  route 4.467ns (92.179%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 85.161 - 80.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 62.457 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.378    62.457    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.379    62.836 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           4.467    67.303    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.226    85.161    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000    85.161    
                         clock uncertainty           -0.466    84.694    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.032    84.662    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         84.662    
                         arrival time                         -67.303    
  -------------------------------------------------------------------
                         slack                                 17.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.304ns (7.471%)  route 3.765ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.225     2.208    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.304     2.512 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           3.765     6.277    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.378     5.639    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000     5.639    
                         clock uncertainty            0.466     6.106    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.156     6.262    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.262    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.304ns (7.162%)  route 3.941ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.225     2.208    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.304     2.512 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           3.941     6.452    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.378     5.639    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000     5.639    
                         clock uncertainty            0.466     6.106    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.146     6.252    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.252    
                         arrival time                           6.452    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.304ns (6.668%)  route 4.255ns (93.332%))
  Logic Levels:           0  
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.225     2.208    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.304     2.512 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           4.255     6.767    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.378     5.639    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C
                         clock pessimism              0.000     5.639    
                         clock uncertainty            0.466     6.106    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.160     6.266    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.266    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.164ns (5.741%)  route 2.692ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.546     0.882    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y78         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           2.692     3.738    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X40Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.814     2.369    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X40Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.466     2.835    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.060     2.895    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.164ns (5.758%)  route 2.684ns (94.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.546     0.882    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y78         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           2.684     3.730    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.814     2.369    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.466     2.835    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.046     2.881    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.141ns (4.692%)  route 2.864ns (95.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.548     0.884    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           2.864     3.888    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.814     2.369    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.466     2.835    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.047     2.882    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.141ns (4.626%)  route 2.907ns (95.374%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.547     0.883    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           2.907     3.930    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.814     2.369    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.466     2.835    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.078     2.913    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.141ns (4.295%)  route 3.142ns (95.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.551     0.887    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y83         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           3.142     4.170    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X38Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.817     2.372    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.466     2.838    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.059     2.897    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.141ns (4.160%)  route 3.248ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.548     0.884    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           3.248     4.273    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.814     2.369    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.466     2.835    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.047     2.882    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.141ns (4.160%)  route 3.248ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.549     0.885    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X43Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           3.248     4.274    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.814     2.369    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.466     2.835    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.047     2.882    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           4.274    
  -------------------------------------------------------------------
                         slack                                  1.392    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.689ns  (logic 0.433ns (62.805%)  route 0.256ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 22.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 21.089 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    21.089    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.433    21.522 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.256    21.778    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.282    22.265    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C
                         clock pessimism              0.000    22.265    
                         clock uncertainty           -0.302    21.963    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)       -0.027    21.936    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.936    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.544ns  (logic 0.398ns (73.174%)  route 0.146ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 22.266 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 21.089 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    21.089    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.398    21.487 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.146    21.633    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.283    22.266    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000    22.266    
                         clock uncertainty           -0.302    21.964    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)       -0.154    21.810    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.810    
                         arrival time                         -21.633    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 21.087 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436    21.087    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    21.466 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.253    21.719    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.280    22.263    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000    22.263    
                         clock uncertainty           -0.302    21.961    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.027    21.934    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         21.934    
                         arrival time                         -21.719    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -2.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 22.268 - 20.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 21.093 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.442    21.093    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X61Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.379    21.472 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.253    21.725    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X61Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.285    22.268    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X61Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000    22.268    
                         clock uncertainty           -0.302    21.966    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)       -0.024    21.942    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.942    
                         arrival time                         -21.725    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.634ns  (logic 0.379ns (59.738%)  route 0.255ns (40.262%))
  Logic Levels:           0  
  Clock Path Skew:        -2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 22.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 21.088 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    21.088    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X59Y87         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.379    21.467 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.255    21.722    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.282    22.265    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000    22.265    
                         clock uncertainty           -0.302    21.963    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)       -0.024    21.939    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -21.722    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.498ns  (logic 0.348ns (69.851%)  route 0.150ns (30.149%))
  Logic Levels:           0  
  Clock Path Skew:        -2.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 22.267 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 21.092 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.441    21.092    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X60Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.348    21.440 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.150    21.590    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X61Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.284    22.267    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X61Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000    22.267    
                         clock uncertainty           -0.302    21.965    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)       -0.158    21.807    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 21.087 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436    21.087    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.379    21.466 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.253    21.719    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.280    22.263    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000    22.263    
                         clock uncertainty           -0.302    21.961    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.024    21.937    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         21.937    
                         arrival time                         -21.719    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 22.266 - 20.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 21.090 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439    21.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X59Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.379    21.469 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.253    21.722    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.283    22.266    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C
                         clock pessimism              0.000    22.266    
                         clock uncertainty           -0.302    21.964    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)       -0.024    21.940    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         21.940    
                         arrival time                         -21.722    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.494ns  (logic 0.348ns (70.443%)  route 0.146ns (29.557%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 22.208 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns = ( 21.029 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.378    21.029    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X51Y94         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDPE (Prop_fdpe_C_Q)         0.348    21.377 r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.146    21.523    i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.225    22.208    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    22.208    
                         clock uncertainty           -0.302    21.906    
    SLICE_X50Y94         FDRE (Setup_fdre_C_D)       -0.139    21.767    i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                         -21.523    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.545ns  (logic 0.433ns (79.385%)  route 0.112ns (20.616%))
  Logic Levels:           0  
  Clock Path Skew:        -2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 22.266 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 21.089 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    21.089    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.433    21.522 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.112    21.634    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.283    22.266    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000    22.266    
                         clock uncertainty           -0.302    21.964    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)       -0.073    21.891    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.634    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.652%)  route 0.061ns (32.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.577     1.687    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X60Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.128     1.815 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.061     1.876    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X61Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.846     1.212    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X61Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.302     1.514    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.025     1.539    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.196%)  route 0.048ns (22.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.575     1.685    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.164     1.849 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.048     1.898    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.845     1.211    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.302     1.513    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.047     1.560    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.574     1.684    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.108     1.934    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.843     1.209    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.302     1.511    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.078     1.589    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.576     1.686    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X59Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.108     1.936    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.845     1.211    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.302     1.513    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.078     1.591    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.574     1.684    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X59Y87         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.936    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.845     1.211    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.302     1.513    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.078     1.591    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.578     1.688    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X61Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     1.829 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.108     1.938    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X61Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.847     1.213    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X61Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.302     1.515    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.078     1.593    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.574     1.684    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.108     1.934    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.843     1.209    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X55Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.302     1.511    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.076     1.587    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.662    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X51Y94         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.790 r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.057     1.847    i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.820     1.186    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.302     1.488    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.007     1.495    i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.227%)  route 0.057ns (27.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.575     1.685    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.148     1.833 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.057     1.890    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.845     1.211    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.302     1.513    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.023     1.536    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.575     1.685    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y89         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.164     1.849 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.960    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.845     1.211    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X59Y88         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.302     1.513    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.076     1.589    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.370    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 3.282ns (66.022%)  route 1.689ns (33.978%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.689     1.689    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.282     4.972 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     4.972    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.238ns (73.236%)  route 0.452ns (26.764%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          0.452     0.452    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     1.690 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     1.690    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/cntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.616ns (66.075%)  route 2.370ns (33.925%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.832    i_pwm/clk_012_BUFG
    SLICE_X108Y90        FDCE                                         r  i_pwm/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDCE (Prop_fdce_C_Q)         0.433     6.265 r  i_pwm/cntr_reg[2]/Q
                         net (fo=4, routed)           0.823     7.088    i_pwm/cntr_reg[2]
    SLICE_X107Y91        LUT4 (Prop_lut4_I3_O)        0.105     7.193 r  i_pwm/led0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.193    i_pwm/led0_carry_i_7_n_0
    SLICE_X107Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.650 r  i_pwm/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    i_pwm/led0_carry_n_0
    SLICE_X107Y92        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  i_pwm/led0_carry__0/CO[2]
                         net (fo=1, routed)           1.548     9.387    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.431    12.819 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    12.819    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/beat_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.617ns (75.875%)  route 0.514ns (24.125%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.634     1.908    i_pwm/clk_012_BUFG
    SLICE_X106Y92        FDCE                                         r  i_pwm/beat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDCE (Prop_fdce_C_Q)         0.141     2.049 f  i_pwm/beat_reg[8]/Q
                         net (fo=3, routed)           0.096     2.146    i_pwm/beat_reg[8]
    SLICE_X107Y92        LUT4 (Prop_lut4_I3_O)        0.048     2.194 r  i_pwm/led0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.194    i_pwm/led0_carry__0_i_3_n_0
    SLICE_X107Y92        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     2.326 r  i_pwm/led0_carry__0/CO[2]
                         net (fo=1, routed)           0.418     2.743    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.296     4.039 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.039    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_012

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.845ns  (logic 0.433ns (51.254%)  route 0.412ns (48.746%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.381     2.460    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.433     2.893 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=13, routed)          0.412     3.305    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X41Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.229     5.164    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.351%)  route 0.190ns (53.649%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.551     0.887    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=13, routed)          0.190     1.240    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X41Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.817     2.372    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.237ns  (logic 0.105ns (8.486%)  route 1.132ns (91.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.132     1.132    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.105     1.237 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.237    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.231     2.214    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.650%)  route 0.543ns (92.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.543     0.543    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.588 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.588    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.819     1.185    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  clk_fpga_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.843ns  (logic 0.348ns (41.287%)  route 0.495ns (58.713%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.348     5.988 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]/Q
                         net (fo=4, routed)           0.495     6.483    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.433ns (53.145%)  route 0.382ns (46.855%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.433     6.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.382     6.455    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.379ns (48.713%)  route 0.399ns (51.287%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.399     6.418    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.379ns (48.886%)  route 0.396ns (51.114%))
  Logic Levels:           0  
  Clock Path Skew:        -3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.381     5.642    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X40Y83         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDPE (Prop_fdpe_C_Q)         0.379     6.021 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.396     6.418    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X42Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.229     2.212    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.433ns (55.841%)  route 0.342ns (44.159%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.433     6.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.342     6.416    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.379ns (49.394%)  route 0.388ns (50.606%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.388     6.408    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.161%)  route 0.377ns (49.839%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.377     6.396    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.379ns (50.855%)  route 0.366ns (49.145%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.366     6.385    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.348ns (50.774%)  route 0.337ns (49.226%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.348     5.988 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.337     6.326    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.379ns (58.969%)  route 0.264ns (41.031%))
  Logic Levels:           0  
  Clock Path Skew:        -3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.381     5.642    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.379     6.021 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.264     6.285    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.185%)  route 0.106ns (42.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.106     2.069    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.551     1.825    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.119     2.085    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.816     1.182    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.539%)  route 0.159ns (55.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.128     1.950 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.159     2.109    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.194%)  route 0.152ns (51.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.152     2.115    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.162     2.125    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.578%)  route 0.175ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.175     2.138    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.475%)  route 0.176ns (55.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X39Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.176     2.139    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.816     1.182    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X40Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.551     1.825    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X40Y83         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.966 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.179     2.145    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X42Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.817     1.183    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.708%)  route 0.159ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.159     2.145    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.570%)  route 0.181ns (52.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.181     2.167    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.666ns  (logic 0.498ns (18.682%)  route 2.168ns (81.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.601     2.680    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y101        FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.379     3.059 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=10, routed)          1.459     4.518    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_0
    SLICE_X43Y98         LUT3 (Prop_lut3_I2_O)        0.119     4.637 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.709     5.346    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X44Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.234     2.217    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X44Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.136ns  (logic 0.552ns (25.841%)  route 1.584ns (74.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.561     2.640    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X32Y101        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.433     3.073 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=9, routed)           0.883     3.956    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n
    SLICE_X33Y99         LUT3 (Prop_lut3_I0_O)        0.119     4.075 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.702     4.776    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y92         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.236     2.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y92         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.184ns (24.809%)  route 0.558ns (75.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.557     0.893    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y98         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.254     1.287    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X43Y98         LUT3 (Prop_lut3_I1_O)        0.043     1.330 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.304     1.634    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X44Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.825     1.191    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X44Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.183ns (20.667%)  route 0.702ns (79.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.659     0.995    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y101        FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=10, routed)          0.362     1.498    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I2_O)        0.042     1.540 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.341     1.880    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y92         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.823     1.189    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y92         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rgmii_rxc
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.433ns (49.020%)  route 0.450ns (50.980%))
  Logic Levels:           0  
  Clock Path Skew:        -2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     5.090    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.433     5.523 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           0.450     5.973    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg
    SLICE_X58Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.285     2.268    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X58Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.576     1.686    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X58Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164     1.850 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           0.216     2.066    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg
    SLICE_X58Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.846     1.212    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X58Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  rgmii_rxc

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.956ns  (logic 0.433ns (45.296%)  route 0.523ns (54.704%))
  Logic Levels:           0  
  Clock Path Skew:        2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.440     2.519    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X58Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.433     2.952 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.523     3.475    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283     4.661    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.729%)  route 0.456ns (51.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.437     2.516    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     2.949 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.456     3.405    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.282     4.660    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.433ns (50.169%)  route 0.430ns (49.831%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.437     2.516    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433     2.949 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.430     3.379    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.282     4.660    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.841ns  (logic 0.433ns (51.473%)  route 0.408ns (48.527%))
  Logic Levels:           0  
  Clock Path Skew:        2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.437     2.516    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     2.949 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.408     3.357    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X59Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.284     4.662    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X59Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.433ns (53.145%)  route 0.382ns (46.855%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.438     2.517    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.433     2.950 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.382     3.332    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283     4.661    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.433ns (54.040%)  route 0.368ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.437     2.516    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     2.949 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.368     3.317    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.282     4.660    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.433ns (55.841%)  route 0.342ns (44.159%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.438     2.517    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.433     2.950 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.342     3.292    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283     4.661    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.398ns (55.671%)  route 0.317ns (44.329%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.437     2.516    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.398     2.914 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/Q
                         net (fo=4, routed)           0.317     3.231    i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.282     4.660    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.662ns  (logic 0.433ns (65.451%)  route 0.229ns (34.549%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.437     2.516    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433     2.949 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.229     3.178    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.282     4.660    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.433ns (65.649%)  route 0.227ns (34.351%))
  Logic Levels:           0  
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.437     2.516    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     2.949 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.227     3.176    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.282     4.660    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.657%)  route 0.117ns (45.343%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.577     0.913    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X56Y96         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.054 r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.117     1.171    i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg
    SLICE_X56Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.847     2.214    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X56Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.293%)  route 0.104ns (38.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.104     1.178    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.613%)  route 0.107ns (39.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.107     1.181    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.148ns (50.700%)  route 0.144ns (49.300%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.148     1.059 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/Q
                         net (fo=4, routed)           0.144     1.203    i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.708%)  route 0.159ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.159     1.234    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.845     2.212    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.114%)  route 0.163ns (49.886%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.163     1.238    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.346%)  route 0.175ns (51.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.175     1.250    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X59Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.846     2.213    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X59Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.570%)  route 0.181ns (52.430%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.181     1.255    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.845     2.212    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.116%)  route 0.184ns (52.884%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.184     1.259    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.644%)  route 0.188ns (53.356%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.575     0.911    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.188     1.262    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.778    46.039    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y103        ODDR                                         f  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328    49.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.778    46.039    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    49.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.776    46.037    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    49.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.776    46.037    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y107        ODDR                                         f  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.776    46.037    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y105        ODDR                                         f  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.709     1.983    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.709     1.983    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 1.452ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.709     1.983    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.437 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.437    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.459ns  (logic 1.458ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.710     1.984    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.444 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 1.460ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.710     1.984    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.446 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.446    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rgmii_txc_OBUF
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.426ns (43.719%)  route 4.410ns (56.281%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF fall edge)
                                                     20.000    20.000 f  
    N18                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    22.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.579 f  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           1.597    24.176    rgmii_txc_OBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    24.261 f  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           2.813    27.075    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         3.341    30.415 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    30.415    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.322ns (48.554%)  route 1.400ns (51.446%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           0.529     1.248    rgmii_txc_OBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           0.871     2.146    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.441 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_012

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_3/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 0.105ns (1.496%)  route 6.914ns (98.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         3.274     7.019    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.902ns  (logic 0.105ns (1.521%)  route 6.797ns (98.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         3.157     6.902    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_1/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 0.105ns (1.573%)  route 6.569ns (98.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.929     6.674    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_0/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 0.105ns (1.601%)  route 6.451ns (98.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.811     6.556    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.552     5.486    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_2/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 0.105ns (1.631%)  route 6.334ns (98.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.694     6.439    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.552     5.486    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 0.105ns (1.776%)  route 5.808ns (98.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.168     5.913    i_pwm/rst
    SLICE_X108Y93        FDCE                                         f  i_pwm/cntr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.413     5.348    i_pwm/clk_012_BUFG
    SLICE_X108Y93        FDCE                                         r  i_pwm/cntr_reg[12]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 0.105ns (1.776%)  route 5.808ns (98.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.168     5.913    i_pwm/rst
    SLICE_X108Y93        FDCE                                         f  i_pwm/cntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.413     5.348    i_pwm/clk_012_BUFG
    SLICE_X108Y93        FDCE                                         r  i_pwm/cntr_reg[13]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[10]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 0.105ns (1.809%)  route 5.699ns (98.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.059     5.804    i_pwm/rst
    SLICE_X108Y92        FDCE                                         f  i_pwm/cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.413     5.348    i_pwm/clk_012_BUFG
    SLICE_X108Y92        FDCE                                         r  i_pwm/cntr_reg[10]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 0.105ns (1.809%)  route 5.699ns (98.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.059     5.804    i_pwm/rst
    SLICE_X108Y92        FDCE                                         f  i_pwm/cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.413     5.348    i_pwm/clk_012_BUFG
    SLICE_X108Y92        FDCE                                         r  i_pwm/cntr_reg[11]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 0.105ns (1.809%)  route 5.699ns (98.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         2.059     5.804    i_pwm/rst
    SLICE_X108Y92        FDCE                                         f  i_pwm/cntr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         1.413     5.348    i_pwm/clk_012_BUFG
    SLICE_X108Y92        FDCE                                         r  i_pwm/cntr_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[0]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.045ns (1.844%)  route 2.395ns (98.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.556     2.440    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X49Y88         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.822     2.377    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[16]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.045ns (1.844%)  route 2.395ns (98.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.556     2.440    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X49Y88         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.822     2.377    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[16]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[30]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.045ns (1.844%)  route 2.395ns (98.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.556     2.440    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X49Y88         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.822     2.377    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[30]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[15]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.444ns  (logic 0.045ns (1.841%)  route 2.399ns (98.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.560     2.444    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X48Y88         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.822     2.377    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X48Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[15]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[23]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.444ns  (logic 0.045ns (1.841%)  route 2.399ns (98.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.560     2.444    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X48Y88         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.822     2.377    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X48Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[23]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[8]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.444ns  (logic 0.045ns (1.841%)  route 2.399ns (98.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.560     2.444    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X48Y88         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.822     2.377    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X48Y88         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[8]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[22]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.616     2.500    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X49Y87         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.820     2.375    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[22]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[24]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.616     2.500    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X49Y87         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.820     2.375    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[24]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[6]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.500ns  (logic 0.045ns (1.800%)  route 2.455ns (98.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.616     2.500    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X49Y87         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.820     2.375    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X49Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[14]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.504ns  (logic 0.045ns (1.797%)  route 2.459ns (98.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.620     2.504    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X48Y87         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=180, routed)         0.820     2.375    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X48Y87         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 0.108ns (1.791%)  route 5.921ns (98.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.960     6.029    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X41Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 0.108ns (1.791%)  route 5.921ns (98.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.960     6.029    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X41Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 0.108ns (1.791%)  route 5.921ns (98.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.960     6.029    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X41Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.108ns (1.792%)  route 5.919ns (98.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.958     6.027    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.108ns (1.792%)  route 5.919ns (98.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.958     6.027    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.108ns (1.792%)  route 5.919ns (98.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.958     6.027    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.108ns (1.792%)  route 5.919ns (98.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.958     6.027    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.108ns (1.792%)  route 5.919ns (98.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.958     6.027    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 0.108ns (1.792%)  route 5.919ns (98.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.958     6.027    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X43Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.227     2.210    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X43Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 0.108ns (1.801%)  route 5.888ns (98.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          4.961     4.961    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.108     5.069 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.927     5.996    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X40Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        1.225     2.208    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X40Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.045ns (2.132%)  route 2.065ns (97.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.180     2.110    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.045ns (2.132%)  route 2.065ns (97.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.180     2.110    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.045ns (2.132%)  route 2.065ns (97.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.180     2.110    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.045ns (2.132%)  route 2.065ns (97.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.180     2.110    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.045ns (2.132%)  route 2.065ns (97.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.180     2.110    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.045ns (2.132%)  route 2.065ns (97.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.180     2.110    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.045ns (2.122%)  route 2.076ns (97.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.191     2.121    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.045ns (2.122%)  route 2.076ns (97.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.191     2.121    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.045ns (2.122%)  route 2.076ns (97.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.885     1.885    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.191     2.121    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.844     1.210    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X54Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.045ns (2.117%)  route 2.081ns (97.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.839     1.839    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         0.242     2.126    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X61Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1298, routed)        0.847     1.213    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X61Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rgmii_rxc

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.415ns  (logic 0.105ns (1.115%)  route 9.310ns (98.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.670     9.415    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X95Y111        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.498     4.876    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X95Y111        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.415ns  (logic 0.105ns (1.115%)  route 9.310ns (98.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.670     9.415    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X95Y111        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.498     4.876    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X95Y111        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.415ns  (logic 0.105ns (1.115%)  route 9.310ns (98.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.670     9.415    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X95Y111        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.498     4.876    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X95Y111        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.415ns  (logic 0.105ns (1.115%)  route 9.310ns (98.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.670     9.415    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X95Y111        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.498     4.876    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X95Y111        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[4]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.415ns  (logic 0.105ns (1.115%)  route 9.310ns (98.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.670     9.415    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X95Y111        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.498     4.876    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X95Y111        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.025ns  (logic 0.105ns (1.163%)  route 8.920ns (98.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.280     9.025    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X98Y113        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.499     4.877    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X98Y113        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.025ns  (logic 0.105ns (1.163%)  route 8.920ns (98.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.280     9.025    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X98Y113        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.499     4.877    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X98Y113        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/rx_dv_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.025ns  (logic 0.105ns (1.163%)  route 8.920ns (98.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.280     9.025    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X98Y113        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/rx_dv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.499     4.877    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X98Y113        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/rx_dv_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_dv_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.019ns  (logic 0.105ns (1.164%)  route 8.914ns (98.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.274     9.019    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X97Y113        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_dv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.497     4.875    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X97Y113        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_dv_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_ena_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.019ns  (logic 0.105ns (1.164%)  route 8.914ns (98.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          3.640     3.640    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X58Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.745 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=195, routed)         5.274     9.019    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X97Y113        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.497     4.875    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X97Y113        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_ena_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.045ns (2.842%)  route 1.538ns (97.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.200     1.583    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X94Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.961     2.328    i_eth_frm_rx/iclk
    SLICE_X94Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[7]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.045ns (2.842%)  route 1.538ns (97.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.200     1.583    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X94Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.961     2.328    i_eth_frm_rx/iclk
    SLICE_X94Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.045ns (2.620%)  route 1.673ns (97.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.335     1.718    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X91Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.960     2.327    i_eth_frm_rx/iclk
    SLICE_X91Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[1]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.045ns (2.620%)  route 1.673ns (97.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.335     1.718    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X91Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.960     2.327    i_eth_frm_rx/iclk
    SLICE_X91Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.045ns (2.620%)  route 1.673ns (97.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.335     1.718    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X91Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.960     2.327    i_eth_frm_rx/iclk
    SLICE_X91Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[4]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.045ns (2.620%)  route 1.673ns (97.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.335     1.718    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X90Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.960     2.327    i_eth_frm_rx/iclk
    SLICE_X90Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[5]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.045ns (2.620%)  route 1.673ns (97.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.335     1.718    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X90Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.960     2.327    i_eth_frm_rx/iclk
    SLICE_X90Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[6]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.045ns (2.620%)  route 1.673ns (97.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.335     1.718    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X90Y111        FDCE                                         f  i_eth_frm_rx/orxdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.960     2.327    i_eth_frm_rx/iclk
    SLICE_X90Y111        FDCE                                         r  i_eth_frm_rx/orxdata_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdv_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.045ns (2.620%)  route 1.673ns (97.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.335     1.718    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X90Y111        FDCE                                         f  i_eth_frm_rx/orxdv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.960     2.327    i_eth_frm_rx/iclk
    SLICE_X90Y111        FDCE                                         r  i_eth_frm_rx/orxdv_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/bytecnt_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.045ns (2.593%)  route 1.691ns (97.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=17, routed)          1.338     1.338    i_eth_frm_rx/irst_n
    SLICE_X94Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.353     1.736    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X96Y111        FDCE                                         f  i_eth_frm_rx/bytecnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.961     2.328    i_eth_frm_rx/iclk
    SLICE_X96Y111        FDCE                                         r  i_eth_frm_rx/bytecnt_reg[2]/C





