// Seed: 943866302
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2
    , id_6,
    output supply0 id_3,
    output wand id_4
);
  wand id_7 = ~id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10
);
  assign id_6 = 1'b0 & 1;
  module_0(
      id_2, id_7, id_1, id_0, id_5
  );
  wire id_12, id_13;
endmodule
