0.7
2020.2
Oct 14 2022
05:20:55
C:/Projects/loongson/exp6/myCPU/alu.v,1761665748,verilog,,C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/myCPU/decoder_2_4.v,1749031051,verilog,,C:/Projects/loongson/exp6/myCPU/decoder_4_16.v,,decoder_2_4,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/myCPU/decoder_4_16.v,1749031051,verilog,,C:/Projects/loongson/exp6/myCPU/decoder_5_32.v,,decoder_4_16,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/myCPU/decoder_5_32.v,1749031051,verilog,,C:/Projects/loongson/exp6/myCPU/decoder_6_64.v,,decoder_5_32,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/myCPU/decoder_6_64.v,1761733437,verilog,,C:/Projects/loongson/exp6/myCPU/mycpu_top.v,,decoder_6_64,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/myCPU/mycpu_top.v,1761666508,verilog,,C:/Projects/loongson/exp6/myCPU/regfile.v,,mycpu_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/myCPU/regfile.v,1749031051,verilog,,C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/soc_lite_top.v,,regfile,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,1749031051,verilog,,C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/CONFREG/confreg.v,1749031051,verilog,,C:/Projects/loongson/exp6/myCPU/decoder_2_4.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/soc_lite_top.v,1749031051,verilog,,C:/Projects/loongson/exp6/soc_verify/soc_dram/testbench/mycpu_tb.v,,soc_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,1761579260,verilog,,C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1761579260,verilog,,C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,1761579838,verilog,,C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1761579304,verilog,,C:/Projects/loongson/exp6/myCPU/alu.v,,inst_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Projects/loongson/exp6/soc_verify/soc_dram/testbench/mycpu_tb.v,1749031051,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
