TimeQuest Timing Analyzer report for DE0_NANO_G_Sensor
Sat Sep 21 19:32:09 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 29. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 33. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 34. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 43. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 44. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 47. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 48. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO_G_Sensor                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz   ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 198.37 MHz ; 198.37 MHz      ; CLOCK_50                                             ;      ;
; 241.9 MHz  ; 241.9 MHz       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 12.651 ; 0.000         ;
; CLOCK_50                                             ; 14.959 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.357 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.492 ; 0.000         ;
; CLOCK_50                                             ; 16.640 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 2.417 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 4.374 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.595   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.747 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.651  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 4.949      ;
; 12.651  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 4.949      ;
; 12.718  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 4.883      ;
; 12.718  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 4.883      ;
; 12.718  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 4.883      ;
; 12.718  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 4.883      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 12.803  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.348     ; 4.794      ;
; 13.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[2]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 4.575      ;
; 13.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[3]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 4.575      ;
; 13.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[4]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 4.575      ;
; 13.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 4.575      ;
; 13.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 4.575      ;
; 13.018  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 4.575      ;
; 13.969  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 3.632      ;
; 13.969  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 3.632      ;
; 13.969  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 3.632      ;
; 13.969  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 3.632      ;
; 13.969  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 3.632      ;
; 13.969  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 3.632      ;
; 13.969  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 3.632      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 13.970  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.623      ;
; 15.075  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 2.520      ;
; 495.866 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.071      ;
; 495.866 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.071      ;
; 495.866 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.071      ;
; 495.866 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.071      ;
; 495.866 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.071      ;
; 495.866 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.071      ;
; 495.866 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.071      ;
; 495.900 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.037      ;
; 495.900 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.037      ;
; 495.900 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.037      ;
; 495.900 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.037      ;
; 495.900 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.037      ;
; 495.900 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.037      ;
; 495.900 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 4.037      ;
; 495.901 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.035      ;
; 495.901 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.035      ;
; 495.935 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.001      ;
; 495.935 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.001      ;
; 495.955 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.982      ;
; 495.955 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.982      ;
; 495.955 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.982      ;
; 495.955 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.982      ;
; 495.989 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.948      ;
; 495.989 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.948      ;
; 495.989 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.948      ;
; 495.989 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.948      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.015 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.918      ;
; 496.047 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.890      ;
; 496.047 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.890      ;
; 496.047 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.890      ;
; 496.047 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.890      ;
; 496.047 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.890      ;
; 496.047 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.890      ;
; 496.047 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.890      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.049 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.884      ;
; 496.082 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.854      ;
; 496.082 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.854      ;
; 496.136 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.801      ;
; 496.136 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.801      ;
; 496.136 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.801      ;
; 496.136 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.801      ;
; 496.181 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.756      ;
; 496.181 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.756      ;
; 496.181 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.756      ;
; 496.181 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.756      ;
; 496.181 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.756      ;
; 496.181 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.756      ;
; 496.181 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.756      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.737      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.737      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                          ;
+--------+--------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.959 ; Filter:u_Filter|filtered_data[0]           ; data_in[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.974      ;
; 14.985 ; Filter:u_Filter|filtered_data[1]           ; data_in[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.948      ;
; 15.179 ; Filter:u_Filter|filtered_data[5]           ; data_in[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.754      ;
; 15.213 ; Filter:u_Filter|filtered_data[4]           ; data_in[4]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.720      ;
; 15.241 ; Filter:u_Filter|filtered_data[2]           ; data_in[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.692      ;
; 15.257 ; Filter:u_Filter|filtered_data[3]           ; data_in[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.676      ;
; 15.326 ; Filter:u_Filter|filtered_data[7]           ; data_in[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.607      ;
; 15.391 ; Filter:u_Filter|filtered_data[6]           ; data_in[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.542      ;
; 16.279 ; uart:u_uart|transmitter:uart_Tx|bit_pos[1] ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.654      ;
; 16.309 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.620      ;
; 16.312 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0] ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.321 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.608      ;
; 16.360 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.572      ;
; 16.466 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.466      ;
; 16.480 ; uart:u_uart|baudrate:uart_baud|tx_acc[2]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.449      ;
; 16.515 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.417      ;
; 16.523 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.411      ;
; 16.554 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.375      ;
; 16.557 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.375      ;
; 16.559 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.370      ;
; 16.571 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.363      ;
; 16.577 ; uart:u_uart|baudrate:uart_baud|tx_acc[3]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.352      ;
; 16.584 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.350      ;
; 16.597 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.335      ;
; 16.616 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.316      ;
; 16.619 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.313      ;
; 16.621 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.311      ;
; 16.628 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.305      ;
; 16.629 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.305      ;
; 16.632 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.300      ;
; 16.644 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.290      ;
; 16.657 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.277      ;
; 16.658 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.274      ;
; 16.659 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.273      ;
; 16.664 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.270      ;
; 16.666 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.265      ;
; 16.666 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.265      ;
; 16.666 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.265      ;
; 16.666 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[3]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.265      ;
; 16.689 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.243      ;
; 16.693 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.239      ;
; 16.703 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.229      ;
; 16.703 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.229      ;
; 16.711 ; led_driver:u_led_driver|int2_count[7]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.221      ;
; 16.712 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.220      ;
; 16.712 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.220      ;
; 16.716 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.216      ;
; 16.719 ; uart:u_uart|baudrate:uart_baud|tx_acc[7]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.210      ;
; 16.720 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.214      ;
; 16.737 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.197      ;
; 16.739 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.193      ;
; 16.771 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.161      ;
; 16.779 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.155      ;
; 16.783 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.150      ;
; 16.786 ; led_driver:u_led_driver|int2_count[6]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.146      ;
; 16.791 ; reset_delay:u_reset_delay|oRST             ; led_driver:u_led_driver|int2_d[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.140      ;
; 16.791 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.144      ;
; 16.794 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.138      ;
; 16.796 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.136      ;
; 16.799 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.135      ;
; 16.800 ; led_driver:u_led_driver|int2_count[13]     ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.133      ;
; 16.802 ; uart:u_uart|baudrate:uart_baud|tx_acc[4]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.127      ;
; 16.807 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.127      ;
; 16.827 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.107      ;
; 16.830 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.099      ;
; 16.839 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.096      ;
; 16.842 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.087      ;
; 16.842 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.087      ;
; 16.844 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.088      ;
; 16.845 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.084      ;
; 16.847 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.082      ;
; 16.847 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.085      ;
; 16.848 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.084      ;
; 16.852 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.082      ;
; 16.853 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.079      ;
; 16.854 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.075      ;
; 16.855 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.077      ;
; 16.856 ; led_driver:u_led_driver|int2_count[9]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.076      ;
; 16.856 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.078      ;
; 16.857 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.072      ;
; 16.859 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.070      ;
; 16.861 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.068      ;
; 16.864 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.065      ;
; 16.864 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.065      ;
; 16.865 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.068      ;
; 16.866 ; led_driver:u_led_driver|int2_count[7]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.066      ;
; 16.867 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.062      ;
; 16.869 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.060      ;
; 16.869 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.060      ;
; 16.872 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.057      ;
; 16.872 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.062      ;
; 16.874 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.055      ;
; 16.874 ; led_driver:u_led_driver|int2_count[7]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.060      ;
; 16.874 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.058      ;
; 16.875 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.057      ;
; 16.880 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.054      ;
; 16.881 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.048      ;
; 16.882 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.050      ;
; 16.887 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.046      ;
; 16.893 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.036      ;
+--------+--------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; reset_delay:u_reset_delay|cont[20]                   ; reset_delay:u_reset_delay|cont[20]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; led_driver:u_led_driver|int2_count[23]               ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; Filter:u_Filter|i[0]                                 ; Filter:u_Filter|i[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]                    ; reset_delay:u_reset_delay|cont[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; data_in[6]                                           ; uart:u_uart|transmitter:uart_Tx|data[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; data_in[5]                                           ; uart:u_uart|transmitter:uart_Tx|data[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; data_in[1]                                           ; uart:u_uart|transmitter:uart_Tx|data[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; data_in[2]                                           ; uart:u_uart|transmitter:uart_Tx|data[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.594      ;
; 0.391 ; Filter:u_Filter|i[7]                                 ; Filter:u_Filter|i[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.394 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.428 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.647      ;
; 0.428 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.647      ;
; 0.432 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.651      ;
; 0.488 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.707      ;
; 0.517 ; data_in[3]                                           ; uart:u_uart|transmitter:uart_Tx|data[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; data_in[0]                                           ; uart:u_uart|transmitter:uart_Tx|data[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; data_in[4]                                           ; uart:u_uart|transmitter:uart_Tx|data[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; data_in[7]                                           ; uart:u_uart|transmitter:uart_Tx|data[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.737      ;
; 0.529 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.747      ;
; 0.535 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.753      ;
; 0.536 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.754      ;
; 0.539 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.757      ;
; 0.548 ; reset_delay:u_reset_delay|cont[14]                   ; reset_delay:u_reset_delay|cont[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; reset_delay:u_reset_delay|cont[10]                   ; reset_delay:u_reset_delay|cont[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; reset_delay:u_reset_delay|cont[8]                    ; reset_delay:u_reset_delay|cont[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; reset_delay:u_reset_delay|cont[16]                   ; reset_delay:u_reset_delay|cont[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; reset_delay:u_reset_delay|cont[12]                   ; reset_delay:u_reset_delay|cont[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; reset_delay:u_reset_delay|cont[6]                    ; reset_delay:u_reset_delay|cont[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; reset_delay:u_reset_delay|cont[17]                   ; reset_delay:u_reset_delay|cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; reset_delay:u_reset_delay|cont[11]                   ; reset_delay:u_reset_delay|cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; reset_delay:u_reset_delay|cont[20]                   ; reset_delay:u_reset_delay|oRST                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.770      ;
; 0.552 ; reset_delay:u_reset_delay|cont[18]                   ; reset_delay:u_reset_delay|cont[18]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; reset_delay:u_reset_delay|cont[13]                   ; reset_delay:u_reset_delay|cont[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; reset_delay:u_reset_delay|cont[9]                    ; reset_delay:u_reset_delay|cont[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[4]                    ; reset_delay:u_reset_delay|cont[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[2]                    ; reset_delay:u_reset_delay|cont[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; reset_delay:u_reset_delay|cont[15]                   ; reset_delay:u_reset_delay|cont[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; reset_delay:u_reset_delay|cont[7]                    ; reset_delay:u_reset_delay|cont[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; reset_delay:u_reset_delay|cont[19]                   ; reset_delay:u_reset_delay|cont[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.774      ;
; 0.554 ; reset_delay:u_reset_delay|cont[5]                    ; reset_delay:u_reset_delay|cont[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[3]                    ; reset_delay:u_reset_delay|cont[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; Filter:u_Filter|i[4]                                 ; Filter:u_Filter|i[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.558 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]             ; uart:u_uart|baudrate:uart_baud|tx_acc[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; Filter:u_Filter|i[6]                                 ; Filter:u_Filter|i[6]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; Filter:u_Filter|i[2]                                 ; Filter:u_Filter|i[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; uart:u_uart|baudrate:uart_baud|tx_acc[3]             ; uart:u_uart|baudrate:uart_baud|tx_acc[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; Filter:u_Filter|i[3]                                 ; Filter:u_Filter|i[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; Filter:u_Filter|i[5]                                 ; Filter:u_Filter|i[5]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; reset_delay:u_reset_delay|cont[0]                    ; reset_delay:u_reset_delay|cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; uart:u_uart|baudrate:uart_baud|tx_acc[2]             ; uart:u_uart|baudrate:uart_baud|tx_acc[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.782      ;
; 0.564 ; reset_delay:u_reset_delay|cont[1]                    ; reset_delay:u_reset_delay|cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.783      ;
; 0.569 ; Filter:u_Filter|temp[13]                             ; Filter:u_Filter|temp[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; Filter:u_Filter|temp[15]                             ; Filter:u_Filter|temp[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Filter:u_Filter|temp[11]                             ; Filter:u_Filter|temp[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Filter:u_Filter|temp[6]                              ; Filter:u_Filter|temp[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Filter:u_Filter|temp[2]                              ; Filter:u_Filter|temp[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; Filter:u_Filter|temp[5]                              ; Filter:u_Filter|temp[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; Filter:u_Filter|temp[9]                              ; Filter:u_Filter|temp[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Filter:u_Filter|temp[4]                              ; Filter:u_Filter|temp[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Filter:u_Filter|temp[1]                              ; Filter:u_Filter|temp[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Filter:u_Filter|i[0]                                 ; Filter:u_Filter|i[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; Filter:u_Filter|temp[14]                             ; Filter:u_Filter|temp[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; Filter:u_Filter|temp[12]                             ; Filter:u_Filter|temp[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Filter:u_Filter|temp[10]                             ; Filter:u_Filter|temp[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Filter:u_Filter|temp[8]                              ; Filter:u_Filter|temp[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.580 ; Filter:u_Filter|temp[0]                              ; Filter:u_Filter|temp[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.799      ;
; 0.583 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.802      ;
; 0.585 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.804      ;
; 0.593 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.812      ;
; 0.600 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.819      ;
; 0.601 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.820      ;
; 0.660 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.878      ;
; 0.670 ; Filter:u_Filter|temp[5]                              ; Filter:u_Filter|filtered_data[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.896      ;
; 0.683 ; Filter:u_Filter|temp[7]                              ; Filter:u_Filter|filtered_data[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.909      ;
; 0.696 ; Filter:u_Filter|temp[6]                              ; Filter:u_Filter|filtered_data[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.922      ;
; 0.700 ; Filter:u_Filter|temp[0]                              ; Filter:u_Filter|filtered_data[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.926      ;
; 0.729 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.948      ;
; 0.733 ; Filter:u_Filter|temp[7]                              ; Filter:u_Filter|temp[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.952      ;
; 0.737 ; Filter:u_Filter|temp[3]                              ; Filter:u_Filter|temp[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.956      ;
; 0.778 ; Filter:u_Filter|temp[3]                              ; Filter:u_Filter|filtered_data[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.004      ;
; 0.783 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.002      ;
; 0.785 ; Filter:u_Filter|i[1]                                 ; Filter:u_Filter|i[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.004      ;
; 0.798 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.017      ;
; 0.822 ; reset_delay:u_reset_delay|cont[10]                   ; reset_delay:u_reset_delay|cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.042      ;
; 0.823 ; reset_delay:u_reset_delay|cont[12]                   ; reset_delay:u_reset_delay|cont[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; reset_delay:u_reset_delay|cont[8]                    ; reset_delay:u_reset_delay|cont[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; reset_delay:u_reset_delay|cont[14]                   ; reset_delay:u_reset_delay|cont[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[16]                   ; reset_delay:u_reset_delay|cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.044      ;
; 0.824 ; reset_delay:u_reset_delay|cont[6]                    ; reset_delay:u_reset_delay|cont[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.045      ;
; 0.826 ; reset_delay:u_reset_delay|cont[18]                   ; reset_delay:u_reset_delay|cont[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.046      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|low_byte_data[4]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.395 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.614      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.407 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.625      ;
; 0.408 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.626      ;
; 0.415 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.415 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.415 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.416 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.517 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.524 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|low_byte_data[2]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.526 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.744      ;
; 0.527 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|low_byte_data[3]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.745      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.764      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.582 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.584 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.802      ;
; 0.618 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.837      ;
; 0.619 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.838      ;
; 0.656 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.874      ;
; 0.661 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.879      ;
; 0.677 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.895      ;
; 0.698 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.916      ;
; 0.732 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.951      ;
; 0.812 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.031      ;
; 0.820 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.039      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.838 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.846 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.067      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.857 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.078      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.492 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.103      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.507 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.350     ; 3.088      ;
; 14.508 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.090      ;
; 14.508 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.090      ;
; 14.508 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.090      ;
; 14.508 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.090      ;
; 14.560 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.040      ;
; 14.560 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.040      ;
; 14.560 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.040      ;
; 14.560 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.040      ;
; 14.560 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.040      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                             ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.640 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.291      ;
; 16.844 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.087      ;
; 16.844 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.087      ;
; 16.844 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.087      ;
; 16.844 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.087      ;
; 16.869 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.064      ;
; 16.869 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.064      ;
; 16.869 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.064      ;
; 16.869 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.064      ;
; 17.071 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.860      ;
; 17.071 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.860      ;
; 17.086 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.846      ;
; 17.086 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.846      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                             ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.417 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.636      ;
; 2.417 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.636      ;
; 2.429 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.647      ;
; 2.429 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.647      ;
; 2.551 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.771      ;
; 2.551 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.771      ;
; 2.551 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.771      ;
; 2.551 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.771      ;
; 2.571 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.789      ;
; 2.571 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.789      ;
; 2.571 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.789      ;
; 2.571 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.789      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
; 2.766 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.985      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.374 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 2.775      ;
; 4.374 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 2.775      ;
; 4.374 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 2.775      ;
; 4.374 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 2.775      ;
; 4.374 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 2.775      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.395 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 2.791      ;
; 4.396 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.794      ;
; 4.396 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.794      ;
; 4.396 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.794      ;
; 4.396 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.794      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
; 4.410 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.862     ; 2.805      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 222.57 MHz ; 222.57 MHz      ; CLOCK_50                                             ;      ;
; 267.02 MHz ; 267.02 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.449 ; 0.000         ;
; CLOCK_50                                             ; 15.507 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.311 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.119 ; 0.000         ;
; CLOCK_50                                             ; 17.010 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 2.205 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.936 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.595   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.744 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.449  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.445      ;
; 13.449  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.445      ;
; 13.506  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.388      ;
; 13.506  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.388      ;
; 13.506  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.388      ;
; 13.506  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.388      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.592  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 4.297      ;
; 13.790  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[2]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 4.095      ;
; 13.790  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[3]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 4.095      ;
; 13.790  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[4]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 4.095      ;
; 13.790  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 4.095      ;
; 13.790  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 4.095      ;
; 13.790  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 4.095      ;
; 14.629  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.265      ;
; 14.629  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.265      ;
; 14.629  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.265      ;
; 14.629  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.265      ;
; 14.629  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.265      ;
; 14.629  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.265      ;
; 14.629  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.265      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 14.637  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.060     ; 3.248      ;
; 15.631  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.257      ;
; 496.255 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.687      ;
; 496.255 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.687      ;
; 496.255 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.687      ;
; 496.255 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.687      ;
; 496.255 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.687      ;
; 496.255 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.687      ;
; 496.255 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.687      ;
; 496.267 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.675      ;
; 496.267 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.675      ;
; 496.267 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.675      ;
; 496.267 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.675      ;
; 496.267 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.675      ;
; 496.267 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.675      ;
; 496.267 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.675      ;
; 496.285 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.657      ;
; 496.285 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.657      ;
; 496.297 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.645      ;
; 496.297 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.645      ;
; 496.333 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.609      ;
; 496.333 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.609      ;
; 496.333 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.609      ;
; 496.333 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.609      ;
; 496.345 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.597      ;
; 496.345 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.597      ;
; 496.345 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.597      ;
; 496.345 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.597      ;
; 496.409 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.533      ;
; 496.409 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.533      ;
; 496.409 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.533      ;
; 496.409 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.533      ;
; 496.409 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.533      ;
; 496.409 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.533      ;
; 496.409 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.533      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.424 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.513      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.436 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.501      ;
; 496.439 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.503      ;
; 496.439 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.503      ;
; 496.487 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.455      ;
; 496.487 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.455      ;
; 496.487 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.455      ;
; 496.487 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.455      ;
; 496.520 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.422      ;
; 496.520 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.422      ;
; 496.520 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.422      ;
; 496.520 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.422      ;
; 496.520 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.422      ;
; 496.520 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.422      ;
; 496.520 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.422      ;
; 496.550 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.392      ;
; 496.550 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.392      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                   ;
+--------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 15.507 ; Filter:u_Filter|filtered_data[1]           ; data_in[1]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.433      ;
; 15.544 ; Filter:u_Filter|filtered_data[0]           ; data_in[0]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.396      ;
; 15.660 ; Filter:u_Filter|filtered_data[5]           ; data_in[5]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.280      ;
; 15.707 ; Filter:u_Filter|filtered_data[4]           ; data_in[4]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.233      ;
; 15.720 ; Filter:u_Filter|filtered_data[2]           ; data_in[2]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.220      ;
; 15.751 ; Filter:u_Filter|filtered_data[3]           ; data_in[3]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.189      ;
; 15.826 ; Filter:u_Filter|filtered_data[7]           ; data_in[7]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.114      ;
; 15.900 ; Filter:u_Filter|filtered_data[6]           ; data_in[6]                                           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.040      ;
; 16.673 ; uart:u_uart|transmitter:uart_Tx|bit_pos[1] ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.268      ;
; 16.674 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.261      ;
; 16.686 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.249      ;
; 16.697 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0] ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.244      ;
; 16.781 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.159      ;
; 16.819 ; uart:u_uart|baudrate:uart_baud|tx_acc[2]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.116      ;
; 16.867 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.073      ;
; 16.898 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.037      ;
; 16.904 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.031      ;
; 16.909 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.030      ;
; 16.910 ; uart:u_uart|baudrate:uart_baud|tx_acc[3]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.025      ;
; 16.946 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.994      ;
; 16.953 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.989      ;
; 16.989 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.953      ;
; 16.989 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 2.949      ;
; 16.989 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 2.949      ;
; 16.989 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 2.949      ;
; 16.989 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[3]                ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 2.949      ;
; 16.992 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.950      ;
; 16.995 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.944      ;
; 16.998 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.942      ;
; 17.002 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.938      ;
; 17.006 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.934      ;
; 17.016 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.924      ;
; 17.028 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.912      ;
; 17.031 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.909      ;
; 17.039 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.903      ;
; 17.041 ; uart:u_uart|baudrate:uart_baud|tx_acc[7]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.894      ;
; 17.053 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.889      ;
; 17.058 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.884      ;
; 17.060 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.882      ;
; 17.062 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.878      ;
; 17.065 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.875      ;
; 17.070 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.870      ;
; 17.070 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.870      ;
; 17.074 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.865      ;
; 17.082 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.857      ;
; 17.082 ; led_driver:u_led_driver|int2_count[7]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.858      ;
; 17.084 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.856      ;
; 17.092 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.848      ;
; 17.099 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.116 ; uart:u_uart|baudrate:uart_baud|tx_acc[4]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.819      ;
; 17.118 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.824      ;
; 17.122 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.820      ;
; 17.127 ; reset_delay:u_reset_delay|oRST             ; led_driver:u_led_driver|int2_d[0]                    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.057     ; 2.811      ;
; 17.130 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.809      ;
; 17.138 ; spi_ee_config:u_spi_ee_config|oDATA_H[0]   ; Filter:u_Filter|buffer[255][6]                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.620      ; 4.397      ;
; 17.142 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.793      ;
; 17.142 ; led_driver:u_led_driver|int2_count[6]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.798      ;
; 17.144 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.795      ;
; 17.146 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.793      ;
; 17.154 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.781      ;
; 17.156 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.779      ;
; 17.158 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.784      ;
; 17.159 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.776      ;
; 17.159 ; led_driver:u_led_driver|int2_count[13]     ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 2.782      ;
; 17.161 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.774      ;
; 17.163 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.777      ;
; 17.168 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.767      ;
; 17.168 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.767      ;
; 17.171 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.764      ;
; 17.171 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.764      ;
; 17.173 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.762      ;
; 17.173 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.762      ;
; 17.174 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.761      ;
; 17.174 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.768      ;
; 17.175 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.767      ;
; 17.175 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.765      ;
; 17.176 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.759      ;
; 17.177 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.758      ;
; 17.179 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.756      ;
; 17.180 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.755      ;
; 17.188 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.747      ;
; 17.188 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.754      ;
; 17.190 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.749      ;
; 17.192 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.743      ;
; 17.192 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.748      ;
; 17.193 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.746      ;
; 17.197 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.743      ;
; 17.208 ; led_driver:u_led_driver|int2_count[9]      ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.732      ;
; 17.210 ; led_driver:u_led_driver|int2_count[7]      ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 2.729      ;
; 17.213 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.729      ;
; 17.214 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.726      ;
; 17.217 ; spi_ee_config:u_spi_ee_config|oDATA_L[7]   ; Filter:u_Filter|buffer[255][5]                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.626      ; 4.324      ;
; 17.218 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]   ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 2.717      ;
; 17.219 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.721      ;
; 17.227 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.715      ;
; 17.227 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 2.715      ;
; 17.229 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[22]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.711      ;
; 17.229 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[21]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.711      ;
; 17.229 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[16]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.711      ;
; 17.233 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 2.707      ;
+--------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; reset_delay:u_reset_delay|cont[20]                   ; reset_delay:u_reset_delay|cont[20]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; led_driver:u_led_driver|int2_count[23]               ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Filter:u_Filter|i[0]                                 ; Filter:u_Filter|i[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]                    ; reset_delay:u_reset_delay|cont[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; data_in[6]                                           ; uart:u_uart|transmitter:uart_Tx|data[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; data_in[1]                                           ; uart:u_uart|transmitter:uart_Tx|data[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; data_in[2]                                           ; uart:u_uart|transmitter:uart_Tx|data[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; data_in[5]                                           ; uart:u_uart|transmitter:uart_Tx|data[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.348 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; Filter:u_Filter|i[7]                                 ; Filter:u_Filter|i[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.385 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.583      ;
; 0.385 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.583      ;
; 0.388 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.586      ;
; 0.441 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.639      ;
; 0.461 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.660      ;
; 0.465 ; data_in[3]                                           ; uart:u_uart|transmitter:uart_Tx|data[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.664      ;
; 0.467 ; data_in[0]                                           ; uart:u_uart|transmitter:uart_Tx|data[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; data_in[4]                                           ; uart:u_uart|transmitter:uart_Tx|data[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; data_in[7]                                           ; uart:u_uart|transmitter:uart_Tx|data[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.666      ;
; 0.474 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.674      ;
; 0.476 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.675      ;
; 0.492 ; reset_delay:u_reset_delay|cont[14]                   ; reset_delay:u_reset_delay|cont[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; reset_delay:u_reset_delay|cont[10]                   ; reset_delay:u_reset_delay|cont[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; reset_delay:u_reset_delay|cont[8]                    ; reset_delay:u_reset_delay|cont[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; reset_delay:u_reset_delay|cont[16]                   ; reset_delay:u_reset_delay|cont[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; reset_delay:u_reset_delay|cont[6]                    ; reset_delay:u_reset_delay|cont[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; reset_delay:u_reset_delay|cont[17]                   ; reset_delay:u_reset_delay|cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; reset_delay:u_reset_delay|cont[12]                   ; reset_delay:u_reset_delay|cont[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; reset_delay:u_reset_delay|cont[11]                   ; reset_delay:u_reset_delay|cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[18]                   ; reset_delay:u_reset_delay|cont[18]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; reset_delay:u_reset_delay|cont[13]                   ; reset_delay:u_reset_delay|cont[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; reset_delay:u_reset_delay|cont[4]                    ; reset_delay:u_reset_delay|cont[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[2]                    ; reset_delay:u_reset_delay|cont[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[20]                   ; reset_delay:u_reset_delay|oRST                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[9]                    ; reset_delay:u_reset_delay|cont[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; reset_delay:u_reset_delay|cont[19]                   ; reset_delay:u_reset_delay|cont[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; reset_delay:u_reset_delay|cont[15]                   ; reset_delay:u_reset_delay|cont[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; reset_delay:u_reset_delay|cont[7]                    ; reset_delay:u_reset_delay|cont[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[5]                    ; reset_delay:u_reset_delay|cont[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[3]                    ; reset_delay:u_reset_delay|cont[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; Filter:u_Filter|i[4]                                 ; Filter:u_Filter|i[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]             ; uart:u_uart|baudrate:uart_baud|tx_acc[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; Filter:u_Filter|i[2]                                 ; Filter:u_Filter|i[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; Filter:u_Filter|i[6]                                 ; Filter:u_Filter|i[6]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; uart:u_uart|baudrate:uart_baud|tx_acc[3]             ; uart:u_uart|baudrate:uart_baud|tx_acc[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; Filter:u_Filter|i[3]                                 ; Filter:u_Filter|i[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; uart:u_uart|baudrate:uart_baud|tx_acc[2]             ; uart:u_uart|baudrate:uart_baud|tx_acc[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; Filter:u_Filter|i[5]                                 ; Filter:u_Filter|i[5]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.508 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.508 ; reset_delay:u_reset_delay|cont[1]                    ; reset_delay:u_reset_delay|cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.508 ; reset_delay:u_reset_delay|cont[0]                    ; reset_delay:u_reset_delay|cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.708      ;
; 0.511 ; Filter:u_Filter|temp[13]                             ; Filter:u_Filter|temp[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; Filter:u_Filter|temp[15]                             ; Filter:u_Filter|temp[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; Filter:u_Filter|temp[11]                             ; Filter:u_Filter|temp[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; Filter:u_Filter|temp[6]                              ; Filter:u_Filter|temp[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; Filter:u_Filter|temp[5]                              ; Filter:u_Filter|temp[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; Filter:u_Filter|temp[2]                              ; Filter:u_Filter|temp[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; Filter:u_Filter|temp[4]                              ; Filter:u_Filter|temp[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Filter:u_Filter|temp[1]                              ; Filter:u_Filter|temp[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; Filter:u_Filter|temp[9]                              ; Filter:u_Filter|temp[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; Filter:u_Filter|temp[14]                             ; Filter:u_Filter|temp[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; Filter:u_Filter|temp[12]                             ; Filter:u_Filter|temp[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; Filter:u_Filter|i[0]                                 ; Filter:u_Filter|i[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; Filter:u_Filter|temp[10]                             ; Filter:u_Filter|temp[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; Filter:u_Filter|temp[8]                              ; Filter:u_Filter|temp[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.522 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; Filter:u_Filter|temp[0]                              ; Filter:u_Filter|temp[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.724      ;
; 0.535 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.733      ;
; 0.536 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.734      ;
; 0.536 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.734      ;
; 0.583 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.782      ;
; 0.617 ; Filter:u_Filter|temp[5]                              ; Filter:u_Filter|filtered_data[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.821      ;
; 0.629 ; Filter:u_Filter|temp[7]                              ; Filter:u_Filter|filtered_data[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.833      ;
; 0.642 ; Filter:u_Filter|temp[6]                              ; Filter:u_Filter|filtered_data[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.846      ;
; 0.646 ; Filter:u_Filter|temp[0]                              ; Filter:u_Filter|filtered_data[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.850      ;
; 0.652 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.850      ;
; 0.666 ; Filter:u_Filter|temp[7]                              ; Filter:u_Filter|temp[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.865      ;
; 0.670 ; Filter:u_Filter|temp[3]                              ; Filter:u_Filter|temp[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.869      ;
; 0.709 ; Filter:u_Filter|i[1]                                 ; Filter:u_Filter|i[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.908      ;
; 0.711 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.910      ;
; 0.712 ; Filter:u_Filter|temp[3]                              ; Filter:u_Filter|filtered_data[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.916      ;
; 0.720 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.919      ;
; 0.735 ; reset_delay:u_reset_delay|cont[10]                   ; reset_delay:u_reset_delay|cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.935      ;
; 0.736 ; reset_delay:u_reset_delay|cont[8]                    ; reset_delay:u_reset_delay|cont[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.935      ;
; 0.736 ; reset_delay:u_reset_delay|cont[14]                   ; reset_delay:u_reset_delay|cont[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.936      ;
; 0.737 ; reset_delay:u_reset_delay|cont[16]                   ; reset_delay:u_reset_delay|cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.937      ;
; 0.737 ; reset_delay:u_reset_delay|cont[6]                    ; reset_delay:u_reset_delay|cont[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.739 ; reset_delay:u_reset_delay|cont[12]                   ; reset_delay:u_reset_delay|cont[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.939      ;
; 0.741 ; reset_delay:u_reset_delay|cont[18]                   ; reset_delay:u_reset_delay|cont[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; reset_delay:u_reset_delay|cont[4]                    ; reset_delay:u_reset_delay|cont[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|low_byte_data[4]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.353 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.553      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.369 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.568      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.471 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|low_byte_data[2]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|low_byte_data[3]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.489 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.490 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.523 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.723      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.753      ;
; 0.556 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.755      ;
; 0.598 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.797      ;
; 0.602 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.801      ;
; 0.622 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.821      ;
; 0.629 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.829      ;
; 0.653 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.852      ;
; 0.730 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.929      ;
; 0.735 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.934      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.937      ;
; 0.738 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.937      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.939      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.744 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.751 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.755 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.771 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.974      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.773 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.788 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.990      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.119 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.769      ;
; 15.137 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 2.754      ;
; 15.137 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 2.754      ;
; 15.137 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 2.754      ;
; 15.137 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 2.754      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.138 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.751      ;
; 15.165 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.729      ;
; 15.165 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.729      ;
; 15.165 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.729      ;
; 15.165 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.729      ;
; 15.165 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.729      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.010 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.928      ;
; 17.188 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.750      ;
; 17.188 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.750      ;
; 17.188 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.750      ;
; 17.188 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.750      ;
; 17.213 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.727      ;
; 17.213 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.727      ;
; 17.213 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.727      ;
; 17.213 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.727      ;
; 17.345 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.592      ;
; 17.345 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.592      ;
; 17.356 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.583      ;
; 17.356 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.583      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.205 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.404      ;
; 2.205 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.404      ;
; 2.218 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.415      ;
; 2.218 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.415      ;
; 2.359 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.559      ;
; 2.359 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.559      ;
; 2.359 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.559      ;
; 2.359 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.559      ;
; 2.380 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.578      ;
; 2.380 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.578      ;
; 2.380 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.578      ;
; 2.380 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.578      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
; 2.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.755      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.936 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.560      ;
; 3.936 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.560      ;
; 3.936 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.560      ;
; 3.936 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.560      ;
; 3.936 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.560      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.959 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.625     ; 2.578      ;
; 3.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.582      ;
; 3.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.582      ;
; 3.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.582      ;
; 3.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.582      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
; 3.972 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.626     ; 2.590      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.567 ; 0.000         ;
; CLOCK_50                                             ; 16.905 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.186 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.656 ; 0.000         ;
; CLOCK_50                                             ; 17.969 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.341 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.463 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.273   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.567  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.975      ;
; 15.567  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.975      ;
; 15.605  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.937      ;
; 15.605  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.937      ;
; 15.605  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.937      ;
; 15.605  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.937      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.674  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.864      ;
; 15.799  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[2]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.736      ;
; 15.799  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[3]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.736      ;
; 15.799  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[4]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.736      ;
; 15.799  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.736      ;
; 15.799  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.736      ;
; 15.799  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.736      ;
; 16.355  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.187      ;
; 16.355  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.187      ;
; 16.355  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.187      ;
; 16.355  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.187      ;
; 16.355  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.187      ;
; 16.355  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.187      ;
; 16.355  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.187      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 16.370  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.165      ;
; 17.000  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.536      ;
; 497.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.368      ;
; 497.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.368      ;
; 497.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.368      ;
; 497.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.368      ;
; 497.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.368      ;
; 497.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.368      ;
; 497.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.368      ;
; 497.605 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.349      ;
; 497.605 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.349      ;
; 497.605 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.349      ;
; 497.605 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.349      ;
; 497.605 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.349      ;
; 497.605 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.349      ;
; 497.605 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.349      ;
; 497.614 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.340      ;
; 497.614 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.340      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.632 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.318      ;
; 497.633 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.321      ;
; 497.633 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.321      ;
; 497.636 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.318      ;
; 497.636 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.318      ;
; 497.636 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.318      ;
; 497.636 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.318      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.651 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.299      ;
; 497.655 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.299      ;
; 497.655 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.299      ;
; 497.655 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.299      ;
; 497.655 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.299      ;
; 497.692 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.262      ;
; 497.692 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.262      ;
; 497.692 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.262      ;
; 497.692 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.262      ;
; 497.692 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.262      ;
; 497.692 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.262      ;
; 497.692 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.262      ;
; 497.720 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.234      ;
; 497.720 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.234      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[4]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[3]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[2]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.738 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.212      ;
; 497.742 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.212      ;
; 497.742 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.212      ;
; 497.742 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.212      ;
; 497.742 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.212      ;
; 497.760 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.187      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                  ;
+--------+--------------------------------------------+-----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 16.905 ; Filter:u_Filter|filtered_data[1]           ; data_in[1]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 3.046      ;
; 16.936 ; Filter:u_Filter|filtered_data[0]           ; data_in[0]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 3.015      ;
; 17.029 ; Filter:u_Filter|filtered_data[4]           ; data_in[4]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.922      ;
; 17.050 ; Filter:u_Filter|filtered_data[3]           ; data_in[3]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.901      ;
; 17.060 ; Filter:u_Filter|filtered_data[5]           ; data_in[5]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.891      ;
; 17.084 ; Filter:u_Filter|filtered_data[2]           ; data_in[2]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.867      ;
; 17.084 ; Filter:u_Filter|filtered_data[7]           ; data_in[7]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.867      ;
; 17.193 ; Filter:u_Filter|filtered_data[6]           ; data_in[6]                                          ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.758      ;
; 17.861 ; uart:u_uart|transmitter:uart_Tx|bit_pos[1] ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.090      ;
; 17.877 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0] ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.074      ;
; 17.904 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.046      ;
; 17.906 ; spi_ee_config:u_spi_ee_config|oDATA_H[0]   ; Filter:u_Filter|buffer[255][6]                      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.100      ; 3.101      ;
; 17.931 ; spi_ee_config:u_spi_ee_config|oDATA_L[7]   ; Filter:u_Filter|buffer[255][5]                      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.103      ; 3.079      ;
; 17.963 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.984      ;
; 17.965 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.985      ;
; 17.967 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.980      ;
; 17.996 ; spi_ee_config:u_spi_ee_config|oDATA_L[4]   ; Filter:u_Filter|buffer[255][2]                      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.103      ; 3.014      ;
; 17.998 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.952      ;
; 18.020 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.931      ;
; 18.022 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.928      ;
; 18.036 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[19]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 1.913      ;
; 18.036 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[15]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 1.913      ;
; 18.036 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[14]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 1.913      ;
; 18.036 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[3]               ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.038     ; 1.913      ;
; 18.041 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[23]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.910      ;
; 18.044 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[14]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.906      ;
; 18.051 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[15]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.899      ;
; 18.052 ; uart:u_uart|baudrate:uart_baud|tx_acc[2]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.895      ;
; 18.053 ; spi_ee_config:u_spi_ee_config|oDATA_L[2]   ; Filter:u_Filter|buffer[255][0]                      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.103      ; 2.957      ;
; 18.054 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.896      ;
; 18.059 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.891      ;
; 18.064 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.886      ;
; 18.067 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[19]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.883      ;
; 18.074 ; reset_delay:u_reset_delay|oRST             ; led_driver:u_led_driver|int2_d[0]                   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.039     ; 1.874      ;
; 18.076 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[23]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.875      ;
; 18.078 ; uart:u_uart|baudrate:uart_baud|tx_acc[5]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.869      ;
; 18.081 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.870      ;
; 18.083 ; uart:u_uart|baudrate:uart_baud|tx_acc[8]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.864      ;
; 18.083 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[21]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.868      ;
; 18.086 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[15]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.864      ;
; 18.094 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.856      ;
; 18.100 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.850      ;
; 18.101 ; led_driver:u_led_driver|int2_count[1]      ; led_driver:u_led_driver|int2_count[13]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.849      ;
; 18.102 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[19]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.848      ;
; 18.103 ; spi_ee_config:u_spi_ee_config|oDATA_L[6]   ; data_in[4]                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.095      ; 2.899      ;
; 18.105 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[14]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.845      ;
; 18.108 ; uart:u_uart|baudrate:uart_baud|tx_acc[3]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.839      ;
; 18.110 ; led_driver:u_led_driver|int2_count[7]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.840      ;
; 18.116 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.834      ;
; 18.118 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[21]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.833      ;
; 18.128 ; spi_ee_config:u_spi_ee_config|oDATA_H[1]   ; Filter:u_Filter|buffer[255][7]                      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.103      ; 2.882      ;
; 18.129 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[23]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.822      ;
; 18.131 ; spi_ee_config:u_spi_ee_config|oDATA_L[3]   ; Filter:u_Filter|buffer[255][1]                      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.103      ; 2.879      ;
; 18.136 ; led_driver:u_led_driver|int2_count[0]      ; led_driver:u_led_driver|int2_count[13]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.814      ;
; 18.138 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.813      ;
; 18.139 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[15]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.811      ;
; 18.147 ; led_driver:u_led_driver|int2_count[13]     ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.804      ;
; 18.148 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.802      ;
; 18.150 ; spi_ee_config:u_spi_ee_config|oDATA_L[3]   ; data_in[1]                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.095      ; 2.852      ;
; 18.155 ; led_driver:u_led_driver|int2_count[6]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.795      ;
; 18.155 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[19]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.795      ;
; 18.156 ; spi_ee_config:u_spi_ee_config|oDATA_H[1]   ; data_in[7]                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.095      ; 2.846      ;
; 18.158 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.792      ;
; 18.162 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[14]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.788      ;
; 18.170 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.781      ;
; 18.171 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[21]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.780      ;
; 18.177 ; spi_ee_config:u_spi_ee_config|oDATA_L[2]   ; data_in[0]                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.095      ; 2.825      ;
; 18.180 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.771      ;
; 18.181 ; uart:u_uart|baudrate:uart_baud|tx_acc[7]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.766      ;
; 18.188 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.762      ;
; 18.189 ; led_driver:u_led_driver|int2_count[2]      ; led_driver:u_led_driver|int2_count[13]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.761      ;
; 18.191 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[23]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.760      ;
; 18.194 ; led_driver:u_led_driver|int2_count[9]      ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.756      ;
; 18.194 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.756      ;
; 18.194 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[14]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.756      ;
; 18.199 ; spi_ee_config:u_spi_ee_config|oDATA_L[5]   ; data_in[3]                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.095      ; 2.803      ;
; 18.200 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.750      ;
; 18.200 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[21]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.750      ;
; 18.200 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[16]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.750      ;
; 18.201 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[23]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.750      ;
; 18.201 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[15]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.749      ;
; 18.203 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[17]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.747      ;
; 18.203 ; led_driver:u_led_driver|int2_count[23]     ; led_driver:u_led_driver|int2_count[12]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.747      ;
; 18.204 ; led_driver:u_led_driver|int2_count[7]      ; led_driver:u_led_driver|int2_count[18]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.746      ;
; 18.204 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[14]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.746      ;
; 18.209 ; Filter:u_Filter|i[7]                       ; Filter:u_Filter|buffer[255][3]                      ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.050     ; 1.728      ;
; 18.209 ; Filter:u_Filter|i[7]                       ; Filter:u_Filter|buffer[255][4]                      ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.050     ; 1.728      ;
; 18.209 ; Filter:u_Filter|i[7]                       ; Filter:u_Filter|buffer[255][6]                      ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.050     ; 1.728      ;
; 18.209 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[23]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.742      ;
; 18.210 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.741      ;
; 18.211 ; led_driver:u_led_driver|int2_count[3]      ; led_driver:u_led_driver|int2_count[15]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.739      ;
; 18.213 ; spi_ee_config:u_spi_ee_config|oDATA_L[7]   ; data_in[5]                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.095      ; 2.789      ;
; 18.215 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.732      ;
; 18.216 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[22]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.735      ;
; 18.217 ; led_driver:u_led_driver|int2_count[5]      ; led_driver:u_led_driver|int2_count[19]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.733      ;
; 18.217 ; led_driver:u_led_driver|int2_count[8]      ; led_driver:u_led_driver|int2_count[23]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 1.734      ;
; 18.218 ; led_driver:u_led_driver|int2_count[15]     ; led_driver:u_led_driver|int2_count[20]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.732      ;
; 18.219 ; uart:u_uart|baudrate:uart_baud|tx_acc[0]   ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.728      ;
; 18.219 ; led_driver:u_led_driver|int2_count[4]      ; led_driver:u_led_driver|int2_count[15]              ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 1.731      ;
; 18.224 ; uart:u_uart|baudrate:uart_baud|tx_acc[4]   ; uart:u_uart|transmitter:uart_Tx|Tx                  ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.040     ; 1.723      ;
+--------+--------------------------------------------+-----------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; led_driver:u_led_driver|int2_count[23]               ; led_driver:u_led_driver|int2_count[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:u_reset_delay|cont[20]                   ; reset_delay:u_reset_delay|cont[20]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Filter:u_Filter|i[0]                                 ; Filter:u_Filter|i[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; data_in[5]                                           ; uart:u_uart|transmitter:uart_Tx|data[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_in[6]                                           ; uart:u_uart|transmitter:uart_Tx|data[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_delay:u_reset_delay|cont[0]                    ; reset_delay:u_reset_delay|cont[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; data_in[1]                                           ; uart:u_uart|transmitter:uart_Tx|data[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; data_in[2]                                           ; uart:u_uart|transmitter:uart_Tx|data[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.204 ; Filter:u_Filter|i[7]                                 ; Filter:u_Filter|i[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.211 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.331      ;
; 0.226 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.346      ;
; 0.226 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.346      ;
; 0.227 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.347      ;
; 0.258 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.378      ;
; 0.267 ; data_in[3]                                           ; uart:u_uart|transmitter:uart_Tx|data[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; data_in[0]                                           ; uart:u_uart|transmitter:uart_Tx|data[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; data_in[4]                                           ; uart:u_uart|transmitter:uart_Tx|data[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; data_in[7]                                           ; uart:u_uart|transmitter:uart_Tx|data[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.281 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.401      ;
; 0.287 ; reset_delay:u_reset_delay|cont[20]                   ; reset_delay:u_reset_delay|oRST                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.408      ;
; 0.291 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; reset_delay:u_reset_delay|cont[14]                   ; reset_delay:u_reset_delay|cont[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; reset_delay:u_reset_delay|cont[10]                   ; reset_delay:u_reset_delay|cont[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[16]                   ; reset_delay:u_reset_delay|cont[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[12]                   ; reset_delay:u_reset_delay|cont[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[11]                   ; reset_delay:u_reset_delay|cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[8]                    ; reset_delay:u_reset_delay|cont[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[6]                    ; reset_delay:u_reset_delay|cont[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; reset_delay:u_reset_delay|cont[18]                   ; reset_delay:u_reset_delay|cont[18]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[17]                   ; reset_delay:u_reset_delay|cont[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[13]                   ; reset_delay:u_reset_delay|cont[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[4]                    ; reset_delay:u_reset_delay|cont[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[2]                    ; reset_delay:u_reset_delay|cont[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; reset_delay:u_reset_delay|cont[19]                   ; reset_delay:u_reset_delay|cont[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_delay:u_reset_delay|cont[15]                   ; reset_delay:u_reset_delay|cont[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_delay:u_reset_delay|cont[9]                    ; reset_delay:u_reset_delay|cont[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[7]                    ; reset_delay:u_reset_delay|cont[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[3]                    ; reset_delay:u_reset_delay|cont[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; Filter:u_Filter|i[4]                                 ; Filter:u_Filter|i[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; reset_delay:u_reset_delay|cont[5]                    ; reset_delay:u_reset_delay|cont[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; Filter:u_Filter|i[2]                                 ; Filter:u_Filter|i[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart:u_uart|baudrate:uart_baud|tx_acc[3]             ; uart:u_uart|baudrate:uart_baud|tx_acc[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Filter:u_Filter|i[6]                                 ; Filter:u_Filter|i[6]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; uart:u_uart|baudrate:uart_baud|tx_acc[6]             ; uart:u_uart|baudrate:uart_baud|tx_acc[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Filter:u_Filter|i[3]                                 ; Filter:u_Filter|i[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; uart:u_uart|baudrate:uart_baud|tx_acc[2]             ; uart:u_uart|baudrate:uart_baud|tx_acc[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Filter:u_Filter|i[5]                                 ; Filter:u_Filter|i[5]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; reset_delay:u_reset_delay|cont[1]                    ; reset_delay:u_reset_delay|cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_delay:u_reset_delay|cont[0]                    ; reset_delay:u_reset_delay|cont[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; Filter:u_Filter|temp[15]                             ; Filter:u_Filter|temp[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Filter:u_Filter|temp[13]                             ; Filter:u_Filter|temp[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Filter:u_Filter|temp[11]                             ; Filter:u_Filter|temp[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Filter:u_Filter|temp[6]                              ; Filter:u_Filter|temp[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Filter:u_Filter|temp[9]                              ; Filter:u_Filter|temp[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Filter:u_Filter|temp[5]                              ; Filter:u_Filter|temp[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Filter:u_Filter|temp[4]                              ; Filter:u_Filter|temp[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Filter:u_Filter|temp[2]                              ; Filter:u_Filter|temp[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Filter:u_Filter|temp[1]                              ; Filter:u_Filter|temp[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Filter:u_Filter|i[0]                                 ; Filter:u_Filter|i[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; Filter:u_Filter|temp[14]                             ; Filter:u_Filter|temp[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Filter:u_Filter|temp[8]                              ; Filter:u_Filter|temp[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Filter:u_Filter|temp[12]                             ; Filter:u_Filter|temp[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Filter:u_Filter|temp[10]                             ; Filter:u_Filter|temp[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; Filter:u_Filter|temp[0]                              ; Filter:u_Filter|temp[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.433      ;
; 0.319 ; uart:u_uart|transmitter:uart_Tx|bit_pos[0]           ; uart:u_uart|transmitter:uart_Tx|bit_pos[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; uart:u_uart|transmitter:uart_Tx|Tx                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.443      ;
; 0.357 ; Filter:u_Filter|temp[5]                              ; Filter:u_Filter|filtered_data[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.481      ;
; 0.360 ; Filter:u_Filter|temp[7]                              ; Filter:u_Filter|filtered_data[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.484      ;
; 0.362 ; uart:u_uart|baudrate:uart_baud|tx_acc[1]             ; uart:u_uart|baudrate:uart_baud|tx_acc[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.482      ;
; 0.368 ; Filter:u_Filter|temp[6]                              ; Filter:u_Filter|filtered_data[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.492      ;
; 0.369 ; Filter:u_Filter|temp[0]                              ; Filter:u_Filter|filtered_data[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.493      ;
; 0.393 ; Filter:u_Filter|temp[7]                              ; Filter:u_Filter|temp[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.513      ;
; 0.394 ; Filter:u_Filter|temp[3]                              ; Filter:u_Filter|temp[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.514      ;
; 0.402 ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_IDLE  ; uart:u_uart|transmitter:uart_Tx|state.TX_STATE_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.522      ;
; 0.413 ; Filter:u_Filter|i[1]                                 ; Filter:u_Filter|i[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.534      ;
; 0.415 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.536      ;
; 0.418 ; Filter:u_Filter|temp[3]                              ; Filter:u_Filter|filtered_data[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.542      ;
; 0.423 ; led_driver:u_led_driver|int2_d[0]                    ; led_driver:u_led_driver|int2_count[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.544      ;
; 0.431 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.552      ;
; 0.433 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[20]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.554      ;
; 0.434 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.555      ;
; 0.435 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.556      ;
; 0.438 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.559      ;
; 0.440 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; reset_delay:u_reset_delay|cont[10]                   ; reset_delay:u_reset_delay|cont[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; led_driver:u_led_driver|int2_d[1]                    ; led_driver:u_led_driver|int2_count[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|low_byte_data[4]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.213 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.336      ;
; 0.218 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.218 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.219 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.338      ;
; 0.267 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.272 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|low_byte_data[2]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.275 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|low_byte_data[3]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.284 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.314 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.316 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.335 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.457      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.459      ;
; 0.349 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.487      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.520      ;
; 0.432 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.450 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.452 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.656 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.880      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.669 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 1.868      ;
; 16.671 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.869      ;
; 16.671 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.869      ;
; 16.671 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.869      ;
; 16.671 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.869      ;
; 16.693 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.849      ;
; 16.693 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.849      ;
; 16.693 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.849      ;
; 16.693 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.849      ;
; 16.693 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.849      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 17.969 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.979      ;
; 18.086 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.862      ;
; 18.086 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.862      ;
; 18.086 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.862      ;
; 18.086 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.862      ;
; 18.102 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.847      ;
; 18.102 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.847      ;
; 18.102 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.847      ;
; 18.102 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.847      ;
; 18.232 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.716      ;
; 18.232 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.716      ;
; 18.241 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.708      ;
; 18.241 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.708      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.341 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.461      ;
; 1.341 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.461      ;
; 1.350 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.468      ;
; 1.350 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.468      ;
; 1.426 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.546      ;
; 1.426 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.546      ;
; 1.426 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.546      ;
; 1.426 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.546      ;
; 1.436 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.555      ;
; 1.436 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.555      ;
; 1.436 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.555      ;
; 1.436 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.555      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
; 1.537 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.656      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.463 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.547      ;
; 2.463 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.547      ;
; 2.463 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.547      ;
; 2.463 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.547      ;
; 2.463 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.547      ;
; 2.483 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.565      ;
; 2.483 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.565      ;
; 2.483 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.565      ;
; 2.483 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 1.565      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.484 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.563      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
; 2.491 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.570      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 12.651 ; 0.186 ; 14.492   ; 1.341   ; 9.273               ;
;  CLOCK_50                                             ; 14.959 ; 0.186 ; 16.640   ; 1.341   ; 9.273               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 12.651 ; 0.187 ; 14.492   ; 2.463   ; 249.744             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; wr_en                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; select                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; Tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; Tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; Tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 1387     ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                             ; 16       ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 715      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 1387     ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                             ; 16       ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 715      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 85    ; 85   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLOCK_50                                             ; CLOCK_50                                             ; Base      ; Constrained ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; G_SENSOR_INT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_en        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; G_SENSOR_CS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; G_SENSOR_INT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_en        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; G_SENSOR_CS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Sep 21 19:32:07 2024
Info: Command: quartus_sta DE0_NANO_G_Sensor -c DE0_NANO_G_Sensor
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE_NANO_G_Sensor.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.651               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.959               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.492               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.640               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.417               0.000 CLOCK_50 
    Info (332119):     4.374               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 CLOCK_50 
    Info (332119):   249.747               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.449               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.507               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.119               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.010               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.205               0.000 CLOCK_50 
    Info (332119):     3.936               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 CLOCK_50 
    Info (332119):   249.744               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.567               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.905               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.656               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.969               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.341               0.000 CLOCK_50 
    Info (332119):     2.463               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.273               0.000 CLOCK_50 
    Info (332119):   249.781               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Sat Sep 21 19:32:09 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


