\newacronym{ADI}{ADI}{Alternating Direction Implicit}
\newacronym{AGU}{AGU}{Address Generation Unit}
\newacronym[longplural={Access History Tables}]{AHT}{AHT}{Access History Table}
\newacronym{AHT-R}{AHT-R}{Access History Table - Read}
\newacronym{AHT-W}{AHT-W}{Access History Table - Write-Back}
\newacronym{AIP}{AIP}{Access Interval Predictor}
\newacronym{AL}{AL}{Added Latency for column accesses}
\newacronym{ASIC}{ASIC}{Application Specific Integrated Circuit}
\newacronym{AVX}{AVX}{Advanced Vector Extensions}
\newacronym[longplural={Basic Block Vectors}]{BBV}{BBV}{Basic Block Vector}
\newacronym{BHT}{BHT}{Branch History Table}
\newacronym{BTB}{BTB}{Branch Target Buffer}
\newacronym{CAS}{CAS}{Column Address Strobe}
\newacronym{CCD}{CCD}{Column to Column Delay}
\newacronym[longplural={Columnar Database Systems}]{CDBS}{CDBS}{Columnar Database System}
\newacronym[longplural={Chip Multiprocessors}]{CMP}{CMP}{Chip Multiprocessor}
\newacronym{CMT}{CMT}{Chip Multithreading}
\newacronym[longplural={Coarse-Grain Reconfigurable Arrays}]{CGRA}{CGRA}{Coarse-Grain Reconfigurable Array}
\newacronym{C-RAM}{C-RAM}{Computational-RAM}
\newacronym[longplural={Cyclic Redundancy Checks}]{CRC}{CRC}{Cyclic Redundancy Check}
\newacronym{CWD}{CWD}{Column Write Delay}
\newacronym{DBI}{DBI}{Dynamic Binary Instrumentation}
\newacronym[longplural={Database Management Systems}]{DBMS}{DBMS}{Database Management System}
\newacronym{DDR}{DDR}{Double Data Rate}
\newacronym{DEWP}{DEWP}{Dead Line and Early Write-Back Predictor}
\newacronym{DRAM}{DRAM}{Dynamic Random Access Memory}
\newacronym{DSBP}{DSBP}{Dead Sub-Block Predictor}
\newacronym{DSM}{DSM}{Decomposed Storage Manage}
\newacronym{FAW}{FAW}{Four row Activation Window}
\newacronym{FCFS}{FCFS}{First-Come First-Serve}
\newacronym{FIFO}{FIFO}{Fist In, First Out}
\newacronym{FPGA}{FPGA}{Field-Programmable Gate Array}
\newacronym[longplural={Functional Units}]{FU}{FU}{Functional Unit}
\newacronym{GAg}{GAg}{Global Adaptive branch prediction using one Global PHT}
\newacronym{GAs}{GAs}{Global Adaptive branch prediction using per-Set PHT}
\newacronym{GCC}{GCC}{GNU Compiler Collection}
\newacronym{GEMS}{GEMS}{General Execution-driven Multiprocessor Simulator}
\newacronym[longplural={Hybrid Memory Cubes}]{HMC}{HMC}{Hybrid Memory Cube}
\newacronym{HIVE}{HIVE}{HMC Instruction Vector Extensions}
\newacronym{IATAC}{IATAC}{Inter-Access Time per Access Count}
\newacronym{ILP}{ILP}{Instruction Level Parallelism}
\newacronym{IPC}{IPC}{Instructions per Cycle}
\newacronym{ISA}{ISA}{Instruction Set Architecture}
\newacronym{IRAM}{IRAM}{Intelligent RAM}
\newacronym{KIPS}{KIPS}{Kilo Instructions per Second}
\newacronym{LFSR}{LFSR}{Linear Feedback Shift Register}
\newacronym{LLC}{LLC}{Last-Level Cache}
\newacronym{LRU}{LRU}{Least Recently Used}
\newacronym{LSU}{LSU}{Load Store Unit}
\newacronym{LTP}{LTP}{Last-Touch Predictor}
\newacronym{LvP}{LvP}{Live-time Predictor}
\newacronym{LWP}{LWP}{Last Write Predictor}
\newacronym{MARSS}{MARSS}{Micro Architectural and System Simulator}
\newacronym{McPAT}{McPAT}{Multi-core Power, Area, and Timing}
\newacronym{MIPS}{MIPS}{Microprocessor without Interlocked Pipeline Stages}
\newacronym{MOB}{MOB}{Memory Order Buffer}
\newacronym{MMU}{MMU}{Memory Management Unit}
\newacronym{MPKI}{MPKI}{Misses per Kilo Instructions}
\newacronym{MSHR}{MSHR}{Miss-Status Handling Registers}
\newacronym{NAS}{NAS}{Numerical Aerodynamic Simulation}
\newacronym{NDP}{NDP}{Near-Data Processing}
\newacronym{NMP}{NMP}{Near Memory Processor}
\newacronym{NoC}{NoC}{Network-on-Chip}
\newacronym{NPB}{NPB}{NAS Parallel Benchmark}
\newacronym{NUCA}{NUCA}{Non-Uniform Cache Architecture}
\newacronym{NUMA}{NUMA}{Non-Uniform Memory Access}
\newacronym{OoO}{OoO}{Out-of-Order}
\newacronym{OpenMP}{OpenMP}{Open Multi-Processing}
\newacronym{OS}{OS}{Operating System}
\newacronym{PAg}{PAg}{Per-address Adaptive branch prediction using one Global PHT}
\newacronym{PAs}{PAs}{Per-address Adaptive branch prediction using per-Set PHT}
\newacronym{PC}{PC}{Program Counter}
\newacronym{PCM}{PCM}{Performance Counter Monitor}
\newacronym{PIM}{PIM}{Processor-in-Memory}
\newacronym[longplural={Pattern History Tables}]{PHT}{PHT}{Pattern History Table}
\newacronym{RAPL}{RAPL}{Running Average Power Limit}
\newacronym{RAS}{RAS}{Row Address Strobe}
\newacronym{RAT}{RAT}{Registers Alias Table}
\newacronym{RC}{RC}{Row Cycle}
\newacronym{RCD}{RCD}{RAS to CAS Delay}
\newacronym[longplural={Row-based Database Systems}]{RDBS}{RDBS}{Row-based Database System}
\newacronym{ROB}{ROB}{Reorder Buffer}
\newacronym{RRD}{RRD}{Row to Row activation Delay}
\newacronym{RP}{RP}{Row Precharge}
\newacronym{RTL}{RTL}{Register Transfer Level}
\newacronym{RTP}{RTP}{Read To Precharge}
\newacronym{RVU}{RVU}{Reconfigurable Vector Unit}
\newacronym{SDP}{SDP}{Skewed Dead-Block Predictor}
\newacronym{SESC}{SESC}{Superescalar Simulator}
\newacronym{SSE}{SSE}{Streaming SIMD Extensions}
\newacronym{SFP}{SFP}{Spatial Footprint Predictor}
\newacronym{SiNUCA}{SiNUCA}{Simulator of Non-Uniform Cache Architectures}
\newacronym{SMT}{SMT}{Simultaneous Multi-Threading}
\newacronym{SIMD}{SIMD}{Single Instruction Multiple Data}
\newacronym{SPEC}{SPEC}{Standard Performance Evaluation Corporation}
\newacronym{SoC}{SoC}{System-on-Chip}
\newacronym{SPP}{SPP}{Spatial Pattern Predictor}
\newacronym{SRAM}{SRAM}{Static Random Access Memory}
\newacronym{SSOR}{SSOR}{Symmetric Successive Over-Relaxation}
\newacronym{SSV}{SSV}{Search Set Vector}
\newacronym{TLB}{TLB}{Translation Look-aside Buffer}
\newacronym{TLP}{TLP}{Thread Level Parallelism}
\newacronym[longplural={Through-Silicon Vias}]{TSV}{TSV}{Through-Silicon Via}
\newacronym{VWQ}{VWQ}{Virtual Write Queue}
\newacronym{WTR}{WTR}{Write Recovery time}
\newacronym{WR}{WR}{Write To Read delay time}
