
---------- Begin Simulation Statistics ----------
final_tick                                 8894374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 813496                       # Number of bytes of host memory used
host_op_rate                                    85927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   220.80                       # Real time elapsed on the host
host_tick_rate                               40281738                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008894                       # Number of seconds simulated
sim_ticks                                  8894374000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12304732                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7482693                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.778875                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.778875                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    502228                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   272649                       # number of floating regfile writes
system.cpu.idleCycles                         1620597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               380326                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2604037                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.432334                       # Inst execution rate
system.cpu.iew.exec_refs                      5140046                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1883223                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1342700                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3689859                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1235                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             30188                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2196363                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            28794844                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3256823                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            588599                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25479431                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5555                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                430262                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 320016                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                438069                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4024                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       289826                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          90500                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28099181                       # num instructions consuming a value
system.cpu.iew.wb_count                      25147540                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638856                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17951340                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.413677                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25307234                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 35784207                       # number of integer regfile reads
system.cpu.int_regfile_writes                20111622                       # number of integer regfile writes
system.cpu.ipc                               0.562153                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.562153                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            503141      1.93%      1.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20064666     76.97%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14481      0.06%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7036      0.03%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19907      0.08%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3669      0.01%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39150      0.15%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23330      0.09%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               62711      0.24%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4331      0.02%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              33      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             228      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3250178     12.47%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1743620      6.69%     98.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125113      0.48%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         206229      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26068030                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  538005                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1046590                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       483142                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             815920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      364245                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013973                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  292186     80.22%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    802      0.22%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    278      0.08%     80.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   165      0.05%     80.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   42      0.01%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  19188      5.27%     85.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19965      5.48%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             21909      6.01%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             9709      2.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25391129                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           67676784                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24664398                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          37804409                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   28789970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26068030                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4874                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9821730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             54917                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2880                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11513556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16168152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.245285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8995748     55.64%     55.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1281665      7.93%     63.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1234722      7.64%     71.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1181992      7.31%     78.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1057439      6.54%     85.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              887585      5.49%     90.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              823114      5.09%     95.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              482516      2.98%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              223371      1.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16168152                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.465422                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            162322                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           207250                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3689859                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2196363                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                11252106                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         17788749                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          132065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       424165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       849789                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            152                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3750768                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2795084                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            357524                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1577361                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1266744                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             80.307805                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  197811                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                392                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          261214                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              55463                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           205751                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37098                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9735967                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            312606                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14723481                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.288630                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.248942                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         9238431     62.75%     62.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1577096     10.71%     73.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          819971      5.57%     79.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1141734      7.75%     86.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          494221      3.36%     90.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          254358      1.73%     91.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          177143      1.20%     93.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          144874      0.98%     94.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          875653      5.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14723481                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        875653                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4288003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4288003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4306334                       # number of overall hits
system.cpu.dcache.overall_hits::total         4306334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       148470                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         148470                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       149533                       # number of overall misses
system.cpu.dcache.overall_misses::total        149533                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3820803495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3820803495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3820803495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3820803495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4436473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4436473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4455867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4455867                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033466                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033466                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033559                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033559                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25734.515357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25734.515357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25551.573867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25551.573867                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48981                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1209                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.513648                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    18.571429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66747                       # number of writebacks
system.cpu.dcache.writebacks::total             66747                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55706                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        92764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93368                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2229118995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2229118995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2254199495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2254199495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24030.000809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24030.000809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24143.169983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24143.169983                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92619                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2901836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2901836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       125466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        125466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2858364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2858364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3027302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3027302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22781.980776                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22781.980776                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        70611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1301942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1301942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18438.239085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18438.239085                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        23004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    962439495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    962439495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41837.919275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41837.919275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927176495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927176495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41853.315352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41853.315352                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19394                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19394                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054811                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054811                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          604                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          604                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25080500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25080500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41524.006623                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41524.006623                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.135653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4399961                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.244859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.135653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9004865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9004865                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7946864                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               3025308                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4598463                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                277501                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 320016                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1243554                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 47993                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               31604824                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                205022                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3255956                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1883704                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         17679                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1925                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8521601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       17518086                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3750768                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1520018                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7257203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  733726                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2338                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         19914                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          224                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2739998                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                192512                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           16168152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.064219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.227755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10834313     67.01%     67.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   265029      1.64%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   309563      1.91%     70.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   328564      2.03%     72.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   453140      2.80%     75.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   392426      2.43%     77.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   316508      1.96%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   317849      1.97%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2950760     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             16168152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.210851                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.984785                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2376893                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2376893                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2376893                       # number of overall hits
system.cpu.icache.overall_hits::total         2376893                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       363103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         363103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       363103                       # number of overall misses
system.cpu.icache.overall_misses::total        363103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5507216492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5507216492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5507216492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5507216492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2739996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2739996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2739996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2739996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.132520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.132520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.132520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.132520                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15167.091685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15167.091685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15167.091685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15167.091685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5017                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               192                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.130208                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       331531                       # number of writebacks
system.cpu.icache.writebacks::total            331531                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        30832                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        30832                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        30832                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        30832                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       332271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       332271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       332271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       332271                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4828366996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4828366996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4828366996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4828366996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.121267                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.121267                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.121267                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.121267                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14531.412600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14531.412600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14531.412600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14531.412600                       # average overall mshr miss latency
system.cpu.icache.replacements                 331531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2376893                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2376893                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       363103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        363103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5507216492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5507216492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2739996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2739996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.132520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.132520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15167.091685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15167.091685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        30832                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        30832                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       332271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       332271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4828366996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4828366996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.121267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.121267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14531.412600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14531.412600                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.506072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2709163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            332270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.153499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.506072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5812262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5812262                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2743727                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         38143                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      191978                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1337290                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2045                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4024                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 787297                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5966                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8894374000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 320016                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8154651                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1989396                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4550                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4640120                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1059419                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               30637499                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13175                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 133970                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12339                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 880602                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              32                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            33921229                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    75349336                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 44805464                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    602242                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12461747                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      97                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    679801                       # count of insts added to the skid buffer
system.cpu.rob.reads                         42503245                       # The number of ROB reads
system.cpu.rob.writes                        58871731                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               319074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                74590                       # number of demand (read+write) hits
system.l2.demand_hits::total                   393664                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              319074                       # number of overall hits
system.l2.overall_hits::.cpu.data               74590                       # number of overall hits
system.l2.overall_hits::total                  393664                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12937                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18541                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31478                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12937                       # number of overall misses
system.l2.overall_misses::.cpu.data             18541                       # number of overall misses
system.l2.overall_misses::total                 31478                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    951646500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1317423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2269069500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    951646500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1317423000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2269069500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           332011                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93131                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               425142                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          332011                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93131                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              425142                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.199085                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074041                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.199085                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074041                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73560.060292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71054.581738                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72084.296969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73560.060292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71054.581738                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72084.296969                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10155                       # number of writebacks
system.l2.writebacks::total                     10155                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31478                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    819716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1128165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1947881000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    819716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1128165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1947881000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.199085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074041                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.199085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074041                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63362.139600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60847.041691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61880.710337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63362.139600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60847.041691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61880.710337                       # average overall mshr miss latency
system.l2.replacements                          23388                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66747                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       331344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           331344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       331344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       331344                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              237                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  237                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              237                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10664                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    778233500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     778233500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.514058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.514058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68986.215761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68986.215761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    662926750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    662926750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.514058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58764.892297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58764.892297                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         319074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             319074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12937                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12937                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    951646500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    951646500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       332011                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         332011                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73560.060292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73560.060292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    819716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    819716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63362.139600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63362.139600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    539189500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    539189500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        71186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         71186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.101986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74268.526171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74268.526171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    465238250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    465238250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.101986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64082.403581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64082.403581                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7943.290210                       # Cycle average of tags in use
system.l2.tags.total_refs                      849281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.893002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.981560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3705.674691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4216.633959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.452353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.514726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969640                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5625                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6826084                       # Number of tag accesses
system.l2.tags.data_accesses                  6826084                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000819417500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          608                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          608                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10155                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31478                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10155                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10155                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.700658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.867074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.292982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           604     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.49%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.671053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.642273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              412     67.76%     67.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.99%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              169     27.80%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      3.29%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           608                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2014592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    226.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8893475000                       # Total gap between requests
system.mem_ctrls.avgGap                     213616.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       827968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1184192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       648704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 93088957.131777912378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 133139442.978224217892                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 72934194.132155895233                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12937                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18541                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10155                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    392790250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    516684500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 205437279250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30361.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27867.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20230160.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       827968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1186624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2014592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       827968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       827968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       649920                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       649920                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12937                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18541                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31478                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10155                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10155                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     93088957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    133412874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        226501831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     93088957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     93088957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     73070910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        73070910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     73070910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     93088957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    133412874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       299572741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31440                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10136                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          755                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               319974750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             157200000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          909474750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10177.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28927.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23181                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6126                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12265                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   216.864248                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   138.161383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.487814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5545     45.21%     45.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3439     28.04%     73.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1229     10.02%     83.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          566      4.61%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          391      3.19%     91.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          201      1.64%     92.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          160      1.30%     94.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          101      0.82%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          633      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12265                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2012160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             648704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              226.228400                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               72.934194                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43811040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23274735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116553360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25301340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 701918880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2411819910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1384433760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4707113025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.223645                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3575149750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    296920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5022304250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        43789620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23270940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107928240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27608580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 701918880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2480779650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1326362400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4711658310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.734674                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3424047750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    296920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5173406250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10155                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11281                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86242                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        86242                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86242                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31478                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31478    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31478                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23846000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39347500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            403456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       331531                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        332271                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        71186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       995812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       279355                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1275167                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     42466624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10232192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               52698816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23648                       # Total snoops (count)
system.tol2bus.snoopTraffic                    666560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           449027                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049052                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 447944     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1083      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             449027                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8894374000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          823172500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         498494321                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139894840                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
