

================================================================
== Vivado HLS Report for 'getVal'
================================================================
* Date:           Fri Nov 30 12:07:12 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    135|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      19|    135|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |fullIndex_2_fu_118_p2        |     +    |      0|  0|  21|          15|          13|
    |fullIndex_3_fu_134_p2        |     +    |      0|  0|  21|          15|          14|
    |fullIndex_fu_104_p2          |     +    |      0|  0|  21|          15|          15|
    |tmp1_fu_90_p2                |     +    |      0|  0|  11|          13|          13|
    |tmp_fu_80_p2                 |     -    |      0|  0|  11|          13|          13|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |tmp_s_fu_128_p2              |   icmp   |      0|  0|  13|          15|          13|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |fullIndex_1_fu_152_p3        |  select  |      0|  0|  16|           1|          16|
    |p_s_fu_140_p3                |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 135|          91|         116|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |fullIndex_1_reg_168      |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    getVal    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    getVal    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    getVal    | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_return   | out |    8| ap_ctrl_hs |    getVal    | return value |
|index       |  in |   14|   ap_none  |     index    |    scalar    |
|xDiff       |  in |    2|   ap_none  |     xDiff    |    scalar    |
|yDiff       |  in |    2|   ap_none  |     yDiff    |    scalar    |
|Y_address0  | out |   13|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_q0        |  in |    8|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 8.70ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%yDiff_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %yDiff)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%xDiff_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %xDiff)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%index_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %index)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %yDiff_read, i11 0)" [SobelLab4/Sobel.cpp:13]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %yDiff_read, i7 0)" [SobelLab4/Sobel.cpp:13]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i9 %p_shl2 to i13" [SobelLab4/Sobel.cpp:13]
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = sub i13 %p_shl, %p_shl2_cast" [SobelLab4/Sobel.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xDiff_cast = sext i2 %xDiff_read to i13" [SobelLab4/Sobel.cpp:13]
ST_1 : Operation 12 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp1 = add i13 %xDiff_cast, %tmp" [SobelLab4/Sobel.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i13 %tmp1 to i15" [SobelLab4/Sobel.cpp:13]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%index_cast = sext i14 %index_read to i15" [SobelLab4/Sobel.cpp:13]
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "%fullIndex = add i15 %index_cast, %tmp1_cast" [SobelLab4/Sobel.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node fullIndex_1)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %fullIndex, i32 14)" [SobelLab4/Sobel.cpp:14]
ST_1 : Operation 17 [1/1] (1.94ns)   --->   "%fullIndex_2 = add i15 %fullIndex, 7680" [SobelLab4/Sobel.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node fullIndex_1)   --->   "%fullIndex_2_cast = zext i15 %fullIndex_2 to i16" [SobelLab4/Sobel.cpp:17]
ST_1 : Operation 19 [1/1] (2.31ns)   --->   "%tmp_s = icmp slt i15 %fullIndex, 7680" [SobelLab4/Sobel.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%fullIndex_3 = add i15 %fullIndex, -7680" [SobelLab4/Sobel.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node fullIndex_1)   --->   "%p_s = select i1 %tmp_s, i15 %fullIndex, i15 %fullIndex_3" [SobelLab4/Sobel.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node fullIndex_1)   --->   "%p_cast = sext i15 %p_s to i16" [SobelLab4/Sobel.cpp:19]
ST_1 : Operation 23 [1/1] (0.75ns) (out node of the LUT)   --->   "%fullIndex_1 = select i1 %tmp_71, i16 %fullIndex_2_cast, i16 %p_cast" [SobelLab4/Sobel.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 2> : 3.25ns
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%fullIndex_1_cast = sext i16 %fullIndex_1 to i32" [SobelLab4/Sobel.cpp:14]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_70 = zext i32 %fullIndex_1_cast to i64" [SobelLab4/Sobel.cpp:25]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [7680 x i8]* %Y, i64 0, i64 %tmp_70" [SobelLab4/Sobel.cpp:25]
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%Y_load = load i8* %Y_addr, align 1" [SobelLab4/Sobel.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7680> <RAM>

 <State 3> : 3.25ns
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%Y_load = load i8* %Y_addr, align 1" [SobelLab4/Sobel.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7680> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "ret i8 %Y_load" [SobelLab4/Sobel.cpp:25]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xDiff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yDiff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
yDiff_read       (read          ) [ 0000]
xDiff_read       (read          ) [ 0000]
index_read       (read          ) [ 0000]
p_shl            (bitconcatenate) [ 0000]
p_shl2           (bitconcatenate) [ 0000]
p_shl2_cast      (sext          ) [ 0000]
tmp              (sub           ) [ 0000]
xDiff_cast       (sext          ) [ 0000]
tmp1             (add           ) [ 0000]
tmp1_cast        (sext          ) [ 0000]
index_cast       (sext          ) [ 0000]
fullIndex        (add           ) [ 0000]
tmp_71           (bitselect     ) [ 0000]
fullIndex_2      (add           ) [ 0000]
fullIndex_2_cast (zext          ) [ 0000]
tmp_s            (icmp          ) [ 0000]
fullIndex_3      (add           ) [ 0000]
p_s              (select        ) [ 0000]
p_cast           (sext          ) [ 0000]
fullIndex_1      (select        ) [ 0110]
fullIndex_1_cast (sext          ) [ 0000]
tmp_70           (zext          ) [ 0000]
Y_addr           (getelementptr ) [ 0101]
Y_load           (load          ) [ 0000]
StgValue_29      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xDiff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xDiff"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="yDiff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yDiff"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i2.i11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="yDiff_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="2" slack="0"/>
<pin id="32" dir="0" index="1" bw="2" slack="0"/>
<pin id="33" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yDiff_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="xDiff_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="2" slack="0"/>
<pin id="38" dir="0" index="1" bw="2" slack="0"/>
<pin id="39" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xDiff_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="index_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="14" slack="0"/>
<pin id="44" dir="0" index="1" bw="14" slack="0"/>
<pin id="45" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="Y_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="13" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y_load/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_shl_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="13" slack="0"/>
<pin id="62" dir="0" index="1" bw="2" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_shl2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_shl2_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="xDiff_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="xDiff_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="13" slack="0"/>
<pin id="93" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp1_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="index_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_cast/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="fullIndex_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="13" slack="0"/>
<pin id="107" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fullIndex/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_71_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="15" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="fullIndex_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fullIndex_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="fullIndex_2_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="fullIndex_2_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="15" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fullIndex_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="15" slack="0"/>
<pin id="136" dir="0" index="1" bw="14" slack="0"/>
<pin id="137" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fullIndex_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="15" slack="0"/>
<pin id="143" dir="0" index="2" bw="15" slack="0"/>
<pin id="144" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="fullIndex_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="fullIndex_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="fullIndex_1_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="fullIndex_1_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_70_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="fullIndex_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fullIndex_1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="Y_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="1"/>
<pin id="175" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Y_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="60" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="76" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="36" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="80" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="42" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="104" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="104" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="104" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="104" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="128" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="104" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="110" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="124" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="171"><net_src comp="152" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="176"><net_src comp="48" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: index | {}
	Port: Y | {}
 - Input state : 
	Port: getVal : index | {1 }
	Port: getVal : xDiff | {1 }
	Port: getVal : yDiff | {1 }
	Port: getVal : Y | {2 3 }
  - Chain level:
	State 1
		p_shl2_cast : 1
		tmp : 2
		tmp1 : 3
		tmp1_cast : 4
		fullIndex : 5
		tmp_71 : 6
		fullIndex_2 : 6
		fullIndex_2_cast : 7
		tmp_s : 6
		fullIndex_3 : 6
		p_s : 7
		p_cast : 8
		fullIndex_1 : 9
	State 2
		tmp_70 : 1
		Y_addr : 2
		Y_load : 3
	State 3
		StgValue_29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        tmp1_fu_90       |    0    |    11   |
|    add   |     fullIndex_fu_104    |    0    |    19   |
|          |    fullIndex_2_fu_118   |    0    |    21   |
|          |    fullIndex_3_fu_134   |    0    |    21   |
|----------|-------------------------|---------|---------|
|  select  |        p_s_fu_140       |    0    |    15   |
|          |    fullIndex_1_fu_152   |    0    |    16   |
|----------|-------------------------|---------|---------|
|   icmp   |       tmp_s_fu_128      |    0    |    13   |
|----------|-------------------------|---------|---------|
|    sub   |        tmp_fu_80        |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |  yDiff_read_read_fu_30  |    0    |    0    |
|   read   |  xDiff_read_read_fu_36  |    0    |    0    |
|          |  index_read_read_fu_42  |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       p_shl_fu_60       |    0    |    0    |
|          |       p_shl2_fu_68      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_shl2_cast_fu_76    |    0    |    0    |
|          |     xDiff_cast_fu_86    |    0    |    0    |
|   sext   |     tmp1_cast_fu_96     |    0    |    0    |
|          |    index_cast_fu_100    |    0    |    0    |
|          |      p_cast_fu_148      |    0    |    0    |
|          | fullIndex_1_cast_fu_160 |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|      tmp_71_fu_110      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | fullIndex_2_cast_fu_124 |    0    |    0    |
|          |      tmp_70_fu_163      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   127   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   Y_addr_reg_173  |   13   |
|fullIndex_1_reg_168|   16   |
+-------------------+--------+
|       Total       |   29   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   29   |   136  |
+-----------+--------+--------+--------+
