library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Memoria_Test2 is

	port(address, data_in, port_in_00, port_in_01, port_in_02, port_in_03 : in std_logic_vector (7 downto 0);
			writen, clock, reset : in std_logic;
			data_out, port_out_00, port_out_01, port_out_02, port_out_03 : out std_logic_vector (7 downto 0));
			
end entity;

architecture Memoria_Test2_arch of Memoria_Test2 is

signal data_out_ROM, data_out_RAM : std_logic_vector (7 downto 0);

	component MemoriaROM
	
	port(clk : in std_logic;
		address : in std_logic_vector (7 downto 0);
		data_out : out std_logic_vector (7 downto 0));
	
	end component;