{
    "code": "module TopModule (\n    input logic clk,       // Clock input, positive-edge triggered\n    input logic reset,     // Synchronous active-high reset input\n    input logic in,        // Input signal to the state machine\n    output logic out       // Output of the state machine\n);\n\n    // State encoding\n    typedef enum logic [0:0] {\n        STATE_A = 1'b0,\n        STATE_B = 1'b1\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= STATE_B;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic\n    always_comb begin\n        case (current_state)\n            STATE_B: begin\n                if (in == 1'b0) begin\n                    next_state = STATE_A;\n                end else begin\n                    next_state = STATE_B;\n                end\n            end\n            STATE_A: begin\n                if (in == 1'b0) begin\n                    next_state = STATE_B;\n                end else begin\n                    next_state = STATE_A;\n                end\n            end\n            default: next_state = STATE_B; // Default to state B\n        endcase\n    end\n\n    // Output logic\n    always_comb begin\n        case (current_state)\n            STATE_B: out = 1'b1;\n            STATE_A: out = 1'b0;\n            default: out = 1'b1; // Default output for state B\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}