

================================================================
== Vitis HLS Report for 'Durbin'
================================================================
* Date:           Mon Nov 22 17:59:43 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        durbin
* Solution:       xcvu9p-flgb2104-2-i (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      872|     1304|  4.360 us|  6.520 us|  873|  1305|     none|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_38_1   |      856|     1288|  95 ~ 143|          -|          -|      9|        no|
        | + VITIS_LOOP_45_2  |       15|       39|        16|          3|          3|  1 ~ 9|       yes|
        | + VITIS_LOOP_9_1   |        2|       10|         3|          1|          1|  1 ~ 9|       yes|
        | + VITIS_LOOP_17_1  |       18|       26|        19|          1|          1|  1 ~ 9|       yes|
        | + VITIS_LOOP_25_1  |        2|       10|         3|          1|          1|  1 ~ 9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      572|    -|
|FIFO                 |        -|     -|      136|       80|    -|
|Instance             |        4|    16|     2454|     3392|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      748|    -|
|Register             |        -|     -|     1627|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    16|     4217|     4920|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                      |control_s_axi                     |        0|   0|  176|  296|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U7     |dmul_64ns_64ns_64_5_max_dsp_1     |        0|   8|  312|  109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U6    |dsub_64ns_64ns_64_5_full_dsp_1    |        0|   3|  457|  698|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U8  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1    |fadd_32ns_32ns_32_5_full_dsp_1    |        0|   2|  205|  220|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U3     |fdiv_32ns_32ns_32_10_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2     |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|  143|   78|    0|
    |fpext_32ns_64_2_no_dsp_1_U5          |fpext_32ns_64_2_no_dsp_1          |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U4        |fptrunc_64ns_32_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |gmem0_m_axi_U                        |gmem0_m_axi                       |        2|   0|  512|  580|    0|
    |gmem1_m_axi_U                        |gmem1_m_axi                       |        2|   0|  512|  580|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                  |        4|  16| 2454| 3392|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |y_in_stream_s_fifo_U   |        0|  68|   0|    -|     2|   32|       64|
    |y_out_stream_s_fifo_U  |        0|  68|   0|    -|     2|   32|       64|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |Total                  |        0| 136|   0|    0|     4|   64|      128|
    +-----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_636_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln19_1_fu_679_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln19_fu_669_p2                  |         +|   0|  0|  15|           8|           4|
    |add_ln25_fu_717_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln45_fu_479_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln47_1_fu_522_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln47_fu_512_p2                  |         +|   0|  0|  15|           8|           4|
    |add_ln49_fu_580_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln61_fu_735_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln9_fu_605_p2                   |         +|   0|  0|  12|           4|           1|
    |phitmp_fu_729_p2                    |         +|   0|  0|  12|           4|           1|
    |sub_ln19_fu_652_p2                  |         -|   0|  0|  12|           5|           5|
    |sub_ln47_fu_495_p2                  |         -|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state102_pp3_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state103_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage1_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state33_pp0_stage2_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state51_pp1_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state52_pp1_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state82_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state99_pp2_stage0_iter18  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_642_p2                 |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln25_fu_723_p2                 |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln38_fu_464_p2                 |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln45_fu_485_p2                 |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln47_fu_547_p2                 |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln9_fu_611_p2                  |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state42_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state89_pp2_stage0_iter8   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln33_fu_456_p2                  |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_fu_625_p2                  |       xor|   0|  0|  33|          32|          33|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 572|         420|         400|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |alpha_1_reg_286             |    9|          2|   32|         64|
    |ap_NS_fsm                   |  357|         77|    1|         77|
    |ap_enable_reg_pp0_iter5     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter18    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2     |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_312_p4  |    9|          2|    4|          8|
    |beta_reg_296                |    9|          2|   32|         64|
    |dot_reg_319                 |    9|          2|   32|         64|
    |gmem0_ARADDR                |   20|          4|   64|        256|
    |gmem0_blk_n_AR              |    9|          2|    1|          2|
    |gmem0_blk_n_R               |    9|          2|    1|          2|
    |gmem1_ARADDR                |   14|          3|   64|        192|
    |gmem1_ARLEN                 |   20|          4|   32|        128|
    |gmem1_AWADDR                |   14|          3|   64|        192|
    |gmem1_AWLEN                 |   14|          3|   32|         96|
    |gmem1_WDATA                 |   20|          4|   32|        128|
    |gmem1_blk_n_AR              |    9|          2|    1|          2|
    |gmem1_blk_n_AW              |    9|          2|    1|          2|
    |gmem1_blk_n_B               |    9|          2|    1|          2|
    |gmem1_blk_n_R               |    9|          2|    1|          2|
    |gmem1_blk_n_W               |    9|          2|    1|          2|
    |grp_fu_364_p0               |   14|          3|   32|         96|
    |grp_fu_364_p1               |   14|          3|   32|         96|
    |grp_fu_369_p0               |   20|          4|   32|        128|
    |grp_fu_369_p1               |   20|          4|   32|        128|
    |grp_fu_382_p0               |   14|          3|   32|         96|
    |i_1_reg_331                 |    9|          2|    4|          8|
    |i_2_reg_342                 |    9|          2|    4|          8|
    |i_3_reg_353                 |    9|          2|    4|          8|
    |i_reg_308                   |    9|          2|    4|          8|
    |k_reg_274                   |    9|          2|    4|          8|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  748|        161|  583|       1881|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln45_reg_832                 |   4|   0|    4|          0|
    |alpha_1_reg_286                  |  32|   0|   32|          0|
    |alpha_2_reg_924                  |  32|   0|   32|          0|
    |alpha_reg_812                    |  32|   0|   32|          0|
    |ap_CS_fsm                        |  76|   0|   76|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2          |   1|   0|    1|          0|
    |beta_1_reg_913                   |  32|   0|   32|          0|
    |beta_reg_296                     |  32|   0|   32|          0|
    |dot_reg_319                      |  32|   0|   32|          0|
    |gmem0_addr_1_read_reg_884        |  32|   0|   32|          0|
    |gmem0_addr_1_reg_878             |  64|   0|   64|          0|
    |gmem0_addr_2_read_reg_853        |  32|   0|   32|          0|
    |gmem0_addr_2_reg_842             |  64|   0|   64|          0|
    |gmem0_addr_read_reg_801          |  32|   0|   32|          0|
    |gmem0_addr_reg_787               |  64|   0|   64|          0|
    |gmem1_addr_1_read_reg_951        |  32|   0|   32|          0|
    |gmem1_addr_1_reg_940             |  64|   0|   64|          0|
    |gmem1_addr_2_reg_985             |  64|   0|   64|          0|
    |gmem1_addr_reg_793               |  64|   0|   64|          0|
    |i_1_reg_331                      |   4|   0|    4|          0|
    |i_2_reg_342                      |   4|   0|    4|          0|
    |i_3_reg_353                      |   4|   0|    4|          0|
    |i_reg_308                        |   4|   0|    4|          0|
    |icmp_ln17_reg_936                |   1|   0|    1|          0|
    |icmp_ln25_reg_971                |   1|   0|    1|          0|
    |icmp_ln25_reg_971_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_817                |   1|   0|    1|          0|
    |icmp_ln45_reg_838                |   1|   0|    1|          0|
    |icmp_ln47_reg_848                |   1|   0|    1|          0|
    |icmp_ln9_reg_894                 |   1|   0|    1|          0|
    |icmp_ln9_reg_894_pp1_iter1_reg   |   1|   0|    1|          0|
    |k_reg_274                        |   4|   0|    4|          0|
    |mul6_i_reg_908                   |  64|   0|   64|          0|
    |phitmp_reg_980                   |   4|   0|    4|          0|
    |r_read_reg_769                   |  64|   0|   64|          0|
    |reg_395                          |  32|   0|   32|          0|
    |reg_400                          |  32|   0|   32|          0|
    |reg_406                          |  32|   0|   32|          0|
    |reg_410                          |  64|   0|   64|          0|
    |sub4_i_reg_903                   |  64|   0|   64|          0|
    |this_V_read_reg_946              |  32|   0|   32|          0|
    |tmp_4_reg_975                    |  32|   0|   32|          0|
    |xor_ln33_reg_806                 |  32|   0|   32|          0|
    |y_read_reg_763                   |  64|   0|   64|          0|
    |zext_ln38_reg_826                |   4|   0|    5|          1|
    |zext_ln45_reg_821                |   4|   0|   32|         28|
    |zext_ln49_reg_873                |   4|   0|   64|         60|
    |icmp_ln17_reg_936                |  64|  32|    1|          0|
    |icmp_ln45_reg_838                |  64|  32|    1|          0|
    |icmp_ln47_reg_848                |  64|  32|    1|          0|
    |this_V_read_reg_946              |  64|  32|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1627| 128| 1495|         89|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        Durbin|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        Durbin|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        Durbin|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

