<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>make on Kenta Arai Webpage</title><link>https://Kenta11.github.io/tags/make/</link><description>Recent content in make on Kenta Arai Webpage</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Sun, 23 Jun 2019 22:00:00 +0900</lastBuildDate><atom:link href="https://Kenta11.github.io/tags/make/index.xml" rel="self" type="application/rss+xml"/><item><title>Using Vivado HLS with vivado_hls_create_project</title><link>https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project-en/</link><pubDate>Sun, 23 Jun 2019 22:00:00 +0900</pubDate><guid>https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project-en/</guid><description>Introduction vivado_hls_create_project is a tool for using Vivado HLS on command line. Specifically, it generates Makefile and tcl scripts for using Vivado HLS only with make command. Let&amp;rsquo;s use it to create a simple IP!
Generating Makefile and tcl scripts Let&amp;rsquo;s create an adder module for Zybo Z7-20. Command list shows FPGAs to which vivado_hls_create_project deals with.
$ vivado_hls_create_project list Board Part -------------------------------------------------- Alpha-Data xc7vx690tffg1157-2 KU_Alphadata xcku060-ffva1156-2-e Xilinx_ZedBoard xc7z020clg484-1 Xilinx_AC701 xc7a200tfbg676-2 Xilinx_KC705 xc7k325tffg900-2 Xilinx_KCU105 xcku040-ffva1156-2-e Xilinx_KCU116 xcku5p-ffvb676-2-e Xilinx_KCU1500 xcku115-flvb2104-2-e Xilinx_VC707 xc7vx485tffg1761-2 Xilinx_VC709 xc7vx690tffg1761-2 Xilinx_VCU108 xcvu095-ffva2104-2-e Xilinx_VCU110 xcvu190-flgc2104-2-e Xilinx_VCU118 xcvu9p-flga2104-2L-e Xilinx_VCU1525 xcvu9p-fsgd2104-2L-e Xilinx_ZC702 xc7z020clg484-1 Xilinx_ZC706 xc7z045ffg900-2 Xilinx_ZCU102 xczu9eg-ffvb1156-2-i Xilinx_ZCU106 xczu7ev-ffvc1156-2-i-es2 Xilinx_A-U200 xcu200-fsgd2104-2-e Xilinx_A-U250 xcu250-figd2104-2L-e Basys3 xc7a35t1cpg236-1 Genesys2 xc7k325t2ffg900c-1 Zybo xc7z010clg400-1 Zybo_Z7_10 xc7z010clg400-1 Zybo_Z7_20 xc7z020clg400-1 If you can&amp;rsquo;t find FPGAs you want to use, add a board name and etc.</description></item><item><title>vivado_hls_create_projectでVivado HLSを使う</title><link>https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project-jp/</link><pubDate>Sun, 23 Jun 2019 22:00:00 +0900</pubDate><guid>https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project-jp/</guid><description>はじめに vivado_hls_create_projectはコマンドラインでVivado HLSを使うためのツールです． 具体的には，makeコ</description></item><item><title>vivado_hls_create_project ver.3.0.0へのアップデート</title><link>https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project_v3-jp/</link><pubDate>Sun, 23 Jun 2019 20:00:00 +0900</pubDate><guid>https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project_v3-jp/</guid><description>vivado_hls_create_projectを大改修しました．変更点は以下の通りです． pipでインストールできるように settings</description></item><item><title>vivado_hls_create_project(v2.0)へのアップデート</title><link>https://Kenta11.github.io/posts/2019-04-07-vivado_hls_create_project_v2-jp/</link><pubDate>Sun, 07 Apr 2019 21:00:00 +0900</pubDate><guid>https://Kenta11.github.io/posts/2019-04-07-vivado_hls_create_project_v2-jp/</guid><description>vivado_hls_create_projectにオプション機能を追加しすぎて使いづらくなったので，大幅な改修をしました． 破壊的更新をし，</description></item><item><title>makeコマンドでVivado HLSを使う</title><link>https://Kenta11.github.io/posts/2019-02-10-make-for-vivado-hls/</link><pubDate>Tue, 12 Feb 2019 07:00:00 +0900</pubDate><guid>https://Kenta11.github.io/posts/2019-02-10-make-for-vivado-hls/</guid><description>はじめに 私がVivado HLSでIPを作っているときに使う機能はほとんど限られている． Cシミュレーション，HDLの合成，そしてIPの出力であ</description></item></channel></rss>