# è¨¼æ˜ Shoumei RTL

[![CI](https://github.com/atvrager/Shoumei-RTL/actions/workflows/ci.yml/badge.svg)](https://github.com/atvrager/Shoumei-RTL/actions/workflows/ci.yml) [![Full Verification](https://github.com/atvrager/Shoumei-RTL/actions/workflows/verify.yml/badge.svg)](https://github.com/atvrager/Shoumei-RTL/actions/workflows/verify.yml) [![Smoke Tests](https://github.com/atvrager/Shoumei-RTL/actions/workflows/smoke-test.yml/badge.svg)](https://github.com/atvrager/Shoumei-RTL/actions/workflows/smoke-test.yml) [![LEC](https://github.com/atvrager/Shoumei-RTL/actions/workflows/lec.yml/badge.svg)](https://github.com/atvrager/Shoumei-RTL/actions/workflows/lec.yml)

**Formally Verified Hardware Design with LEAN4**

A theorem-proving based hardware design framework that generates provably correct circuits in SystemVerilog and Chisel, with automated logical equivalence checking.

> è¨¼æ˜ (ã—ã‚‡ã†ã‚ã„, *shÅmei*) â€” Japanese for "proof"

## ğŸ“‹ Overview

This project bridges formal verification and hardware design by:

1. ğŸ”· **DSL Definition in LEAN4** â€” Define hardware circuits in a custom DSL embedded in LEAN4
2. âœ“ **Theorem Proving** â€” Prove properties about circuits using LEAN4's dependent type system
3. âš¡ **Dual Code Generation** â€” Generate both SystemVerilog and Chisel from the proven DSL
4. ğŸ”§ **Chisel Compilation** â€” Compile Chisel to SystemVerilog via FIRRTL/CIRCT
5. âš–ï¸  **Equivalence Checking** â€” Verify that both SystemVerilog outputs are logically equivalent

## ğŸ—ï¸ Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           LEAN4 Hardware DSL                    â”‚
â”‚        (Theorems + Proofs)                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚                  â”‚
         â–¼                  â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SystemVerilog  â”‚  â”‚     Chisel      â”‚
â”‚   Generator     â”‚  â”‚   Generator     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                    â”‚
         â”‚                    â–¼
         â”‚           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚           â”‚ FIRRTL + CIRCT  â”‚
         â”‚           â”‚   (firtool)     â”‚
         â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                    â”‚
         â–¼                    â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ SystemVerilog   â”‚  â”‚ SystemVerilog   â”‚
â”‚  (from LEAN)    â”‚  â”‚ (from Chisel)   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                    â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â–¼
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚   Equivalence   â”‚
         â”‚    Checking     â”‚
         â”‚  (ABC/Formal)   â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Technology Stack

### Core Languages
- **LEAN4** - Theorem proving and DSL host language
- **Scala 3** - For Chisel (hardware construction language)
- **SystemVerilog** - Target HDL for synthesis

### Build Systems
- **Lake** - LEAN4 build system and package manager (merged into Lean 4)
- **sbt** - Scala Build Tool for Chisel components
- **Make/Just** - Top-level orchestration (TBD)

### Toolchain Components
- **FIRRTL** - Flexible Intermediate Representation for RTL
- **CIRCT** - Circuit IR Compilers and Tools (LLVM-based, includes firtool)
- **ABC** - Open-source logic synthesis and verification (for equivalence checking)

### Alternative LEC Tools (Commercial)
- Synopsys Formality
- Cadence Conformal
- Siemens Questa SLEC

## Project Structure

```
proven-rtl/
â”œâ”€â”€ lean/                   # LEAN4 source code
â”‚   â”œâ”€â”€ ProvenRTL/         # Main DSL and theorem library
â”‚   â”‚   â”œâ”€â”€ DSL.lean       # Hardware DSL definitions
â”‚   â”‚   â”œâ”€â”€ Semantics.lean # Operational semantics
â”‚   â”‚   â”œâ”€â”€ Theorems.lean  # Proven properties
â”‚   â”‚   â””â”€â”€ Codegen/       # Code generation
â”‚   â”‚       â”œâ”€â”€ SystemVerilog.lean
â”‚   â”‚       â””â”€â”€ Chisel.lean
â”‚   â””â”€â”€ lakefile.lean      # Lake build configuration
â”œâ”€â”€ chisel/                # Chisel code (generated + runtime)
â”‚   â”œâ”€â”€ src/main/scala/    # Chisel source
â”‚   â””â”€â”€ build.sbt          # sbt configuration
â”œâ”€â”€ output/                # Generated artifacts
â”‚   â”œâ”€â”€ sv-from-lean/      # SystemVerilog from LEAN
â”‚   â””â”€â”€ sv-from-chisel/    # SystemVerilog from Chisel
â”œâ”€â”€ verification/          # Equivalence checking scripts
â””â”€â”€ examples/              # Example circuits
```

## Build Workflow

1. **Define Circuit in LEAN DSL**
   ```bash
   lake build
   ```

2. **Generate SystemVerilog + Chisel**
   ```bash
   lake exe codegen examples/adder.lean
   ```

3. **Compile Chisel to SystemVerilog**
   ```bash
   cd chisel && sbt "run --target-dir ../output/sv-from-chisel"
   ```

4. **Run Equivalence Check**
   ```bash
   ./verification/run-lec.sh output/sv-from-lean output/sv-from-chisel
   ```

## Current Status

**Project Phase:** Initial Setup

See [CLAUDE.md](CLAUDE.md) for development context and implementation notes.

## Dependencies

### LEAN4
- Lean 4 (latest stable)
- Lake (bundled with Lean 4)

### Chisel/Scala
- Scala 3.x
- sbt 1.9+
- Chisel 6.x
- firtool (automatically managed by Chisel 6.0+)

### Verification
- ABC (open-source)
- Or commercial tools (Synopsys Formality, Cadence Conformal)

## ğŸš€ Installation

**No system packages or sudo required!** Everything installs to your home directory.

```bash
# Clone the repository
git clone https://github.com/yourusername/Shoumei-RTL.git
cd Shoumei-RTL

# Run automated setup (installs elan, lake, coursier, sbt to ~/.local and ~/.elan)
make setup
# or directly: python3 bootstrap.py

# Restart shell or source your rc file
source ~/.bashrc  # or ~/.zshrc

# Build the project
make all
```

The bootstrap script installs:
- **elan** (LEAN toolchain manager) â†’ `~/.elan/bin`
- **lake** (LEAN build system) â†’ via elan
- **coursier** (Scala toolchain manager) â†’ `~/.local/bin`
- **sbt** (Scala build tool) â†’ `~/.local/share/coursier/bin`
- **scala** and **scalac** â†’ via coursier

Optional (for equivalence checking):
```bash
# Install ABC - see: https://github.com/berkeley-abc/abc
# On macOS: brew install berkeley-abc
# On Ubuntu: sudo apt-get install abc (or build from source)
```

## References

- [LEAN4 Documentation](https://lean-lang.org/)
- [Chisel Documentation](https://www.chisel-lang.org/)
- [FIRRTL/CIRCT](https://circt.llvm.org/)
- [ABC: A System for Sequential Synthesis and Verification](https://people.eecs.berkeley.edu/~alanmi/abc/)

## License

TBD
