<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725152265 {padding: 0px;}
div.rbtoc1759725152265 ul {list-style: default;margin-left: 0px;}
div.rbtoc1759725152265 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725152265'>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1</span> <a href='#ErrorScenarios-Overview'>Overview</a></li>
<li><span class='TOCOutline'>2</span> <a href='#ErrorScenarios-1NativeInterfaceBRESP/RRESPErrors'>1 NativeInterface BRESP/RRESP Errors</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>2.1</span> <a href='#ErrorScenarios-Functionalcheckandcoverage'>Functional check and coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3</span> <a href='#ErrorScenarios-SMICMStatusErrors'>SMI CMStatus Errors</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.1</span> <a href='#ErrorScenarios-STRreq'>STRreq</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.1.1</span> <a href='#ErrorScenarios-StimulusDescriptions'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>3.1.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.1'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>3.1.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.2</span> <a href='#ErrorScenarios-IncomingDTRreq'>Incoming DTRreq</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.2.1</span> <a href='#ErrorScenarios-StimulusDescription'>Stimulus Description</a></li>
<li><span class='TOCOutline'>3.2.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.2'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>3.2.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.1'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.3</span> <a href='#ErrorScenarios-OutgoingDTRreq'>Outgoing DTRreq</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.3.1</span> <a href='#ErrorScenarios-StimulusDescriptions.1'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>3.3.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.3'>Functional check and coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.4</span> <a href='#ErrorScenarios-DTWreq'>DTWreq</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.4.1</span> <a href='#ErrorScenarios-StimulusDescriptions.2'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>3.4.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.4'>Functional check and coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.5</span> <a href='#ErrorScenarios-DTWrsp'>DTWrsp</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.5.1</span> <a href='#ErrorScenarios-StimulusDescriptions.3'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>3.5.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.5'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>3.5.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.2'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.6</span> <a href='#ErrorScenarios-SNPrsp'>SNPrsp</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.6.1</span> <a href='#ErrorScenarios-StimulusDescriptions.4'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>3.6.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.6'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>3.6.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.3'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.7</span> <a href='#ErrorScenarios-CMPrsp'>CMPrsp</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.7.1</span> <a href='#ErrorScenarios-StimulusDescription.1'>Stimulus Description</a></li>
<li><span class='TOCOutline'>3.7.2</span> <a href='#ErrorScenarios-Directed/RandomTestcase.4'>Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>4</span> <a href='#ErrorScenarios-TimeoutErrors'>Timeout Errors</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>4.1</span> <a href='#ErrorScenarios-StimulusDescription.2'>Stimulus Description</a></li>
<li><span class='TOCOutline'>4.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.7'>Functional check and coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5</span> <a href='#ErrorScenarios-SysEventError'>Sys Event Error</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1</span> <a href='#ErrorScenarios-StimulusDescription.3'>Stimulus Description</a></li>
<li><span class='TOCOutline'>5.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.8'>Functional check and coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>6</span> <a href='#ErrorScenarios-SyscoReqError'>Sysco Req Error</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>6.1</span> <a href='#ErrorScenarios-StimulusDescription.4'>Stimulus Description</a></li>
<li><span class='TOCOutline'>6.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.9'>Functional check and coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>7</span> <a href='#ErrorScenarios-ErrorRegisters'>Error Registers</a>
<ul class='toc-indentation'>

<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.1.1</span> <a href='#ErrorScenarios-CorrectableErrorStatusRegister(xCESR)'>Correctable Error Status Register (xCESR)</a></li>
<li><span class='TOCOutline'>7.1.2</span> <a href='#ErrorScenarios-FunctionalCoverage'>Functional Coverage</a></li>
</ul>
<li><span class='TOCOutline'>7.2</span> <a href='#ErrorScenarios-UncorrectableErrorStatusRegister(xUESR)'>Uncorrectable Error Status Register (xUESR)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.2.1</span> <a href='#ErrorScenarios-FunctionalCoverage.1'>Functional Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>8</span> <a href='#ErrorScenarios-TransportError'>Transport Error</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.1</span> <a href='#ErrorScenarios-Wrong-TargetID'>Wrong-Target ID</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.1.1</span> <a href='#ErrorScenarios-StimulusDescriptions.5'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>8.1.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.10'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>8.1.3</span> <a href='#ErrorScenarios-DirectedTestcase'>Directed Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>8.2</span> <a href='#ErrorScenarios-SMIUncorrectableProtection'>SMI Uncorrectable Protection</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.2.1</span> <a href='#ErrorScenarios-StimulusDescription.5'>Stimulus Description</a></li>
<li><span class='TOCOutline'>8.2.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.11'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>8.2.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.5'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>8.3</span> <a href='#ErrorScenarios-SMIcorrectableProtection'>SMI correctable Protection</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.3.1</span> <a href='#ErrorScenarios-StimulusDescription.6'>Stimulus Description</a></li>
<li><span class='TOCOutline'>8.3.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.12'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>8.3.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.6'>Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>9</span> <a href='#ErrorScenarios-CorrectableErrors'>Correctable Errors</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>9.1</span> <a href='#ErrorScenarios-StimulusDescriptions.6'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>9.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.13'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>9.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.7'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>10</span> <a href='#ErrorScenarios-MemoryUncorrectableErrors'>Memory Uncorrectable Errors</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>10.1</span> <a href='#ErrorScenarios-SRAMAddress/DataErrors'>SRAM Address/Data Errors</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>10.1.1</span> <a href='#ErrorScenarios-StimulusDescription.7'>Stimulus Description</a></li>
<li><span class='TOCOutline'>10.1.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.14'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>10.1.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.8'>Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>11</span> <a href='#ErrorScenarios-DECERRScenarios'>DECERR Scenarios</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>11.1</span> <a href='#ErrorScenarios-IllegalDIIaccesstype'>Illegal DII access type</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>11.1.1</span> <a href='#ErrorScenarios-StimulusDescription.8'>Stimulus Description</a></li>
<li><span class='TOCOutline'>11.1.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.15'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>11.1.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.9'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>11.2</span> <a href='#ErrorScenarios-Noaddresshit'>No address hit</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>11.2.1</span> <a href='#ErrorScenarios-StimulusDescription.9'>Stimulus Description</a></li>
<li><span class='TOCOutline'>11.2.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.16'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>11.2.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.10'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>11.3</span> <a href='#ErrorScenarios-Noaddresshit.1'>No address hit</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>11.3.1</span> <a href='#ErrorScenarios-StimulusDescription.10'>Stimulus Description</a></li>
<li><span class='TOCOutline'>11.3.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.17'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>11.3.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.11'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>11.4</span> <a href='#ErrorScenarios-Multipleaddresshit'>Multiple address hit</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>11.4.1</span> <a href='#ErrorScenarios-StimulusDescription.11'>Stimulus Description</a></li>
<li><span class='TOCOutline'>11.4.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.18'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>11.4.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.12'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>11.5</span> <a href='#ErrorScenarios-Illegalsecurityaccess'>Illegal security access</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>11.5.1</span> <a href='#ErrorScenarios-StimulusDescription.12'>Stimulus Description</a></li>
<li><span class='TOCOutline'>11.5.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.19'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>11.5.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.13'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>11.6</span> <a href='#ErrorScenarios-Illegalsecurityaccess.1'>Illegal security access</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>11.6.1</span> <a href='#ErrorScenarios-StimulusDescription.13'>Stimulus Description</a></li>
<li><span class='TOCOutline'>11.6.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.20'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>11.6.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.14'>Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>12</span> <a href='#ErrorScenarios-ConfigurationError'>Configuration Error</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>12.1</span> <a href='#ErrorScenarios-StimulusDescription.14'>Stimulus Description</a></li>
<li><span class='TOCOutline'>12.2</span> <a href='#ErrorScenarios-Functionalcheckandcoverage.21'>Functional check and coverage</a></li>
<li><span class='TOCOutline'>12.3</span> <a href='#ErrorScenarios-Directed/RandomTestcase.15'>Directed/Random Testcase</a></li>
</ul>
</li>
<li><span class='TOCOutline'>13</span> <a href='#ErrorScenarios-Configs'>Configs</a></li>
</ul>
</div><h1 id="ErrorScenarios-Overview">Overview </h1><p>This testplan covers how IOAIU handles error scenarios. </p><p>Reference Document/Links: </p><p>Error Arch Document: <a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_051.pdf?version=1&amp;modificationDate=1692300601730&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_051</a></p><p>IOAIU uArch Spec: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6+IO-AIU+Micro-Architecture+Specification" rel="nofollow">Ncore 3.6 IOAIU Micro Architecture Specification.docx</a></p><h1 id="ErrorScenarios-1NativeInterfaceBRESP/RRESPErrors">1 NativeInterface BRESP/RRESP Errors</h1><h3 id="ErrorScenarios-Functionalcheckandcoverage">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="ef08b0e0-31e4-44aa-8a89-baaca9d1771d" class="confluenceTable"><colgroup><col style="width: 236.0px;"/><col style="width: 172.0px;"/><col style="width: 172.0px;"/><col style="width: 172.0px;"/><col style="width: 172.0px;"/><col style="width: 172.0px;"/><col style="width: 172.0px;"/><col style="width: 172.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario/Stimulus</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover that a transaction on the read/write channel incurs a DECERR for all possible error reasons.</p><p>cross txn (coh_write, noncoh_write, coh_read, noncoh_read, dvm, coh_atomic, noncoh_atomic)  x </p><p>is_multiline (0, 1)  x </p><p>error_scenarios are -</p><p>illegalCoherentDIIAccess</p><p>illegalCSRAccessFormat,</p><p>unconnectedAccess,</p><p>addrNotInMemRegion, </p><p>addrHitInMultipleRegion, </p><p>(addrInCSRRegion &amp;&amp; !fnCsrAccess), → reported as No Address Hit.</p><p>illegalNSAccess, </p><p>illegalOpToRegion, </p><p>DTWrsp.CMStatus.AddrErr (SMC tag uncorrectable err, DMI receives nativeInterface DECERR BResp )</p><p>STRreq.CMStatus.AddrErr (SF tag uncorrectable err)</p><p>DTRreq.CMStatus.AddrErr (SMC tag uncorrectable err, DMI receives nativeInterface DECERR RResp)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DecErrr.Type</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that if a DECERR is seen for non-error transaction i.e not listed above in above row, fire an error. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.DECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that a transaction on the read/write channel incurs a SLVERR for all possible error reasons.</p><p>cross txn (coh_write, noncoh_write, coh_read, noncoh_read, coh_updates(ACE),  dvm, coh_atomic, noncoh_atomic)  x </p><p>is_multiline (0, 1)  x </p><p>beat_num (0, 1-n) x</p><p>error_scenarios are </p><p>data uncorrectable error upon access cache data RAM</p><p>poisoned data read from cache. </p><p>partial write gets DTRreq.DBad data installed into cache. BResp is not issued SLVERR</p><p>DTWrsp.CMStatus.DataErr (SMC data uncorrectable err?)</p><p>DTRreq.CMStatus.DataErr/DBad (SMC data uncorrectable err)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.SLVERR.Type</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that if a SLVERR is seen for non-error transaction i.e not listed above in above row, fire an error. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SLVERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>For ACE interface, check that RRESP[3:2] = 'b00 if RRESP[1:0] inside {SLVERR,DECERR}</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.IOAIU.ACE.RRESP</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-SMICMStatusErrors">SMI CMStatus Errors</h1><h2 id="ErrorScenarios-STRreq">STRreq</h2><h3 id="ErrorScenarios-StimulusDescriptions">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="6d36ed5c-4cc2-4600-aa9f-f75de19c1981" class="confluenceTable"><colgroup><col style="width: 225.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/><col style="width: 135.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>STRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives an STRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p>if (STRreq.src_ncore_unit_id inside {DCE FunitIds}) </p><p>STRreq.cmstatus_err==1 &amp; STRreq.cmstatus_err_payload == 'b100</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.STRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>STRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p>IOAIU receives an STRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p>if (STRreq.src_ncore_unit_id inside {DCE FunitIds}) </p><p>STRreq.cmstatus_err==1 &amp; STRreq.cmstatus_err_payload == 'b011</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.STRreq.CMStatusDataErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.1">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="0f9443d1-3e20-4cbd-8bd1-a9b6aed41d34" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that IOAIU never receives any other ErrorType on  STRreq.CMStatus except the AddressError and DataError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that IOAIU can receive an STRreq.CMStatus.AddressError and DataError from DCE, never from DMI</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.SrcId</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Partial Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that RResp/BResp indicates DECERR for the transaction that gets STRreq.CMStatus.AddressError and indicates SLVERR for the transaction that gets STRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>TABLE 2 CMSTATUS TO NATIVE INTERFACE MAPPING</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.NativeInterfaceResp</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that IOAIU never receives a DTRreq once it gets an STRreq.CMStatus AddressError and DataError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.DTRReqNotNeeded</p></td><td class="confluenceTd"><p>oaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that STRreq AddressError and DataError was received on -</p><ol start="1"><li><p>single-line read</p></li><li><p>multi-line read</p></li><li><p>single-line write</p></li><li><p>multi-line write</p></li><li><p>coherent updates (ACE)</p></li><li><p>coherent atomics</p></li></ol></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.STRreq.CMStatusError.Address.Data</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that IOCache Eviction initiated by the transaction that receives a STRreq.CMStatus.Error completes, hence the line in proxycache is also invalidated</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6_IO-AIU+Micro-Architecture+Specification?search_id=cb0a0117-7b5c-4ab8-9c98-9248bf2e2038" rel="nofollow">Ncore 3.6 IOAIU Micro Architecture </a></p><p>7.5.5 StrReq Address Error</p></td><td class="confluenceTd"><p>#Check.IOAIU.STRreq.CMStatusErr.FillReqdToInvalidate</p><p>#Check.IOAIU.STRreq.CMStatusErr.FillDataReqdSettoZero</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that for coherent atomics, if an error is reported back to the initiating AIU during the first coherent part then second (non coh) part is not carried out.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.Atomic.STRreq.CMStatusErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that for non-coherent part i.e atomic transaction to DMI, if DTRreq indicates error (address/data/DBad), it gets propogated on both RResp and BResp for AtmRd/AtmSwp/AtmCmp</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.NonCohAtomic.Error</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Checked behaviour.</p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12592?atlOrigin=eyJpIjoiMjcwOGQ5ZThiNTExNDQ5ZDlmM2UxOWIxMDE0MmRkOTUiLCJwIjoiaiJ9" rel="nofollow">CONC-12592</a> </p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="95b0b852-7181-4306-9c25-d291e8b9aa9b" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Testcase Name </p></th><th class="confluenceTh"><p> Scenario </p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status </p></th><th class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>random_strreq_cmstatus_with_error</p></td><td class="confluenceTd"><p>InjectingSTRreq.CMStatus.DataErro and STRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.STRreq.CMStatus.AddrErr.DataErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>random_strreq_cmstatus_with_error_data_error</p></td><td class="confluenceTd"><p>InjectingSTRreq.CMStatus.DataErro </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.STRreq.CMStatusDatarErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>random_strreq_cmstatus_with_error_addr_error</p></td><td class="confluenceTd"><p>InjectingSTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.STRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-IncomingDTRreq">Incoming DTRreq</h2><h3 id="ErrorScenarios-StimulusDescription">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="954f8b44-6c14-428d-ab6e-c8c7ae90045a" class="confluenceTable"><colgroup><col style="width: 244.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives an DTRreq.CMStatus.AddressError due to SMC lookup tag rrectable error/nativeInterface errors from DII</p></td><td class="confluenceTd"><p>DTRreq.cmstatus_err==1 &amp; DTRreq.cmstatus_err_payload == 'b100</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTRreq.CMStatus.DataError</p></td><td class="confluenceTd"><p>IOAIU receives an DTRreq.CMStatus.DataError due to SMC lookup data rrectable error</p></td><td class="confluenceTd"><p>DTRreq.cmstatus_err==1 &amp; DTRreq.cmstatus_err_payload == 'b011</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTRreq.CMStatusDataErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTRreq.DBad </p></td><td class="confluenceTd"><p>IOAIU receives an DTRreq.DBad on each individual beats, could be due to poisoned data read from SMC</p></td><td class="confluenceTd"><p>Randomize DBad on the incoming data beats</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTRreq.DBad</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.2">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="137b924f-80aa-4b20-95fa-ef6b5d33a63e" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that RResp/BResp indicates DECERR for the transaction that gets DTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreqCMStatusAddrErr.RRespDECERR</p><p>#Check.IOAIU.DTRreqCMStatusAddrErr.BRespDECERR</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that RResp/BResp indicates SLVERR for the transaction that gets DTRreq.CMStatus.DataError or DTRreq.DBad</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreqCMStatusAddrErr.RRespSLVERR</p><p>#Check.IOAIU.DTRreqCMStatusAddrErr.BRespSLVERR</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that only CMStatus.Address/DataError on DTRreq is possible.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreqCMStatusError</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that DTRreq.CMStatus.AddressError was received </p><p>Cover that DTRreq.CMStatusDataError was received </p><p>Cover that DTRreq.DBad was received on - beats0-3 coded as vector(assuming 16B data-width</p><p>dbad_0001 → dbad on beat0</p><p>dbad_0011 → dbad on beat0, beat1</p><ul><li><p>cross dbad_vec (noErr, ????) x CMStatus (AddrErr, DataErr, NoErr)</p></li></ul><p>x  cmd_type(read/write) x multiline (0,1) x isPartial (0,1) </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTRreq.CMStatusError.DBad</p><p /></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> To check if DTRreq type has value in the cross coverage</p></td></tr><tr><td class="confluenceTd"><p>transaction that gets DTRreq.CMStatus.AddressError, cache Fill can be skipped/ignored, but if there is a Fill, then all beats should be marked poisoned. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>When DMI is configurated with cache: <em>“Dtrreq with CmStatus = 8’b10000100 (Address Error). Since the entire data payload</em><br/><em>is poisoned, the actual content of the payload is not important.”</em></p></td><td class="confluenceTd"><p>#Check.IOAIU.DTRreq.CMStatusAddrErr.Ignore.FillReqd   (isComplete function)</p><p>#Check.IOAIU.DTRreq.CMStatusAddrErr.FillAllBeatsPoisoned (cache_fill_data)</p><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.1">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="659b491a-1b45-4fa8-8f8d-348959e3e0d8" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Testcase Name </p></th><th class="confluenceTh"><p> Scenario </p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status </p></th><th class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>random_dtrreq_cmstatus_with_data_error</p></td><td class="confluenceTd"><p>InjectingDTWrsp.CMStatus.DataErro and DTWrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRreq.CMStatusDatarErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>random_dtrreq_cmstatus_with_non_data_error</p></td><td class="confluenceTd"><p>Injecting DTRreq.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRreq.CMStatusAddrErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="ErrorScenarios-OutgoingDTRreq">Outgoing DTRreq</h2><h3 id="ErrorScenarios-StimulusDescriptions.1">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="04091a2c-683e-4c4e-8099-1920ed251a74" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DTRreq.CMStatus.DataError</p><p>DTRreq.DBad </p></td><td class="confluenceTd"><p>IOAIU issues/sends out a DTRreq.CMStatus.DataError/DTRreq.Dbad</p></td><td class="confluenceTd"><p>For proxyCache: SNPreq is grabbing poisoned data from cache to do a DTR</p><p>Possible for </p><ol start="1"><li><p>uncrrectable data error (data array/ott)</p></li><li><p>DBad/DataError previous allocating Read into proxyCache</p></li></ol><p>For ACE: CRESP indicates Error=1 &amp;&amp; DataTransfer=1 </p><p>(For ACE: all beats should be marked poisoned)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.OutgoingDTRreq.CMStatusErr</p><p>#Stimulus.IOAIU.OutgoingDTRreq.DBad</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.3">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="da6d11df-91b3-4936-b8d7-b95b8c3613f7" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check and Cover that </p><p>DTRreq.CMStatus Errors other than DataError is not possible.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.OutgoingDTRreq.CMStatusErr</p><p>#Cover.IOAIU.OutgoingDTRreq.CMStatusErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that for ACE config, if CRRESP.Error=1 &amp;&amp; CRRESP.DataTransfer=1, then error is propogated via DTRreq. Here CMStatusDataError=1 &amp;&amp; all beats should be marked poisoned.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.ACE.DTRreq.ErrorPropogation</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-DTWreq">DTWreq</h2><h3 id="ErrorScenarios-StimulusDescriptions.2">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="fcc0cf13-ac46-482c-aa97-46c5638bea8f" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DTWreq.CMStatus.DataError</p><p>DTWreq.DBad</p></td><td class="confluenceTd"><p>IOAIU issues/sends out an DTWreq.CMStatusError due to following scenarios: </p><ol start="1"><li><p>OTT uncorrectable error detected by a Write transaction. </p></li><li><p>CCP Data uncorrectable error detected by a SNPreq</p></li><li><p>CCP Data uncorrectable error detected by an Evict transaction</p></li><li><p>For ACE: CRESP indicates Error=1 &amp;&amp; DataTransfer=1 </p><p>(For ACE: all beats should be marked poisoned)</p></li></ol></td><td class="confluenceTd"><p>Inject uncorrectable errors in OTT and CCP Data and then issue transactions that read them. </p><p /><p>For ACE: randomize CRRESP with [1:0]='b11</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTWreq.CMStatusError_DBad</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.4">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="8a826c49-fe4b-4979-b8d5-1ee90d212bfc" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that outgoing  DTWreq.CMStatusError other than DataError is never seen</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWreq.CMStatusDataError</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0x1, ErrInfo[0]=1(Cache Data Array Uncorrectable Error)</p><p>Above is true for following tests-</p><ol start="1"><li><p>IOCache Evict of poisoned data</p></li><li><p>IOCache Data Read of poisoned data by SNPreq</p></li></ol><p>Check XAIUUESR.ErrType = 0x0, ErrorInfo[2:0]=0 (OTT Data Array Uncorrectable Error)</p><p>Above is true for following tests- </p><ol start="1"><li><p>Write txn that hits OTT-Data uncorrectable Error</p></li></ol></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWreq.CMStatusDataErrorScenario</p><p /></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover DTWreq.CMStatusError x cmd_type (Evict, Snp, Write)</p><p>Evict for only IOCache</p><p>Snp,Write for both ACE/IOCache</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTWreq.CMStatusDataError_CmdType</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover  DTWreq.CMStatus.DBad x cmd_type(Evict, Snp, Write)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTWreq.DBad_CmdType</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 style="margin-left: 30.0px;" id="ErrorScenarios-DTWrsp">DTWrsp</h2><h3 id="ErrorScenarios-StimulusDescriptions.3">Stimulus Descriptions </h3><p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="af11279b-4eb4-4393-827c-d5ca6113c872" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Tb Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>DTWrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives an DTWrsp.CMStatus.AddressErro</p></td><td class="confluenceTd"><p>DTWrsp.cmstatus_err==1 &amp; DTWrsp.cmstatus_err_payload == 'b100</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTWrsp.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTWrsp.CMStatus.DataError</p></td><td class="confluenceTd"><p>IOAIU receives an DTWrsp.CMStatus.DataError</p></td><td class="confluenceTd"><p>DTWrsp.cmstatus_err==1 &amp; DTWrsp.cmstatus_err_payload == 'b011</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DTWrsp.CMStatusDataErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.5">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="efb7a2cd-9420-4d0d-be57-f365e13d4df9" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Tb Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that BResp indicates DECERR for the transaction that gets DTWrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWrspCMStatusAddrErr.BRespDECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh<br/>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that BResp indicates SLVERR for the transaction that gets DTWrsp.CMStatus.DataErr</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWrspCMStatusDataErr.BRespSLVERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh<br/>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that only CMStatus.Address/DataError on DTWrsp is possible.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DTWrspCMStatusError</p></td><td class="confluenceTd"><p>dv/ioaiu/env/ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that DTWrsp.CMStatus.AddressError was received</p><p>Cover that DTWrsp.CMStatusDataError was received</p><ul><li><p>cross CMStatus (AddrErr, DataErr, NoErr)</p><p>x cmd_type(write,evict,snp) x multiline (0,1) x isPartial (0,1)</p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DTWrsp.CMStatusError</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Added snp to the cross.</p><p>Do we have a testcase that asserts error on DTWrsp for a SMI SNPreq (IOCache/ACE)?</p><p /></td></tr></tbody></table></div><p /><h3 id="ErrorScenarios-Directed/RandomTestcase.2">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="dcdbd450-e140-4555-a2ce-44e7c1251936" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> Scenario </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>random_dtwrsp_cmstatus_with_error</p></td><td class="confluenceTd"><p>InjectingDTWrsp.CMStatus.DataErro and DTWrsp.CMStatus.AddressError,</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTWrsp.CMStatusErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="ErrorScenarios-SNPrsp">SNPrsp</h2><h3 id="ErrorScenarios-StimulusDescriptions.4">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="5b17925d-b4ce-455a-a9ab-455eeadda0c7" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>SNPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU issues/sends out a SNprsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>proxyCache: SNPreq gets a uncorrectable error on CCP tag lookup</p><p>ACE: CRRESP.Error=1 &amp;&amp; CRRESP.DataTransfer=0</p><p>ACE-Lite(-E): possible? DVM non-Sync AC snoop can get CRRESP.Error=1? Arch says - It could, log error </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.SNPrsp.CMStatusAddrErr</p></td><td class="confluenceTd"><p>ace_cache_model.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>Find the check to make sure Error is propogated DTWReq/DTRreq for DataTxfer=1 &amp;&amp; Error=1 and SNPrsp is Normal</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.6">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1c459116-ac8d-423f-ab09-8eb4e976d446" class="confluenceTable"><colgroup><col style="width: 243.0px;"/><col style="width: 159.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that any SNPrsp.CMStatusError other than AddressError is never seen</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrsp.CMStatusAddressError</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0x4 (Native Interface Snoop Response Error). Does it apply only to ACE?</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrspError.ErrType</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check XAIUUESR.ErrInfo[1:0] = [1:0]Crresp</p><p>XAIUUESR.ErrInfo[2] = Security Attribute</p><p>XAIUUESR.ErrInfo[19:3] =0 </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Check.IOAIU.SNPrspError.Errinfo</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUERLR0 (Error Location Register0) and XAIUUERLR1 (Error Location Register1) contain the Address of Errror transaction.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPrspError.ErrAddr</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that SNPrsp.Address Error was seen for non-DVMSnp</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.SNPrsp.CMStatusAddrErr.DVMSync_DVMnonSync</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.3">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="3ef04ec3-ed68-436f-af42-2a92b4e4b86c" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> Scenario </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>snoop_rsp_err_test</p></td><td class="confluenceTd"><p>Injecting error in ACE snp response</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.SNPrsp.CMStatusErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-CMPrsp">   CMPrsp</h2><h3 id="ErrorScenarios-StimulusDescription.1">Stimulus Description </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="4094e392-2f54-4c4f-aab2-6a09f95ccf71" class="confluenceTable"><colgroup><col style="width: 215.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 145.0px;"/><col style="width: 128.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>CMPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>IOAIU receives a CMPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p>On ACE config, do DVMMsg, and system_bfm_seq will randomize CMStatusAddrErr on CMPrsp.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CMPrsp.CMStatusAddrErr</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="112802d2-ef0f-4365-8fed-f10ee85f03e1" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that any CMPrsp other than AddressError is never seen. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.CMPrsp.CMStatusAddrErr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DVM transaction that receives a CMPrsp.AddressError drives SLVERR on nativeInterface</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.CMPrsp.CMStatusAddrErr_SLVERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that CMPrsp. CMStatus.AddressErr was received for DVMMsg (Sync, non-Sync)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CMPrsp.CMStatusAddrErr.DVMSync_DVMnonSync</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.4">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="acfdbdcf-1d2b-45d9-94bf-c3ed3f14d339" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> Scenario </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks </p></th></tr><tr><td class="confluenceTd"><p>snoop_rsp_err_test</p></td><td class="confluenceTd"><p>Injecting CMPrsp.CMStatus.AddressError</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Test.IOAIU.CMPrsp.CMStatusErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-TimeoutErrors">Timeout Errors</h1><h3 id="ErrorScenarios-StimulusDescription.2">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="ae5dc805-24cc-4c65-b4bb-af78dfb156f9" class="confluenceTable"><colgroup><col style="width: 329.0px;"/><col style="width: 214.0px;"/><col style="width: 153.0px;"/><col style="width: 158.0px;"/><col style="width: 194.0px;"/><col style="width: 121.0px;"/><col style="width: 65.0px;"/><col style="width: 70.0px;"/><col style="width: 60.0px;"/><col style="width: 76.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Set XAIUTOCR.TimeOutThreshold to non-zero value.</p><p>UUEDR.TimeoutErrDetEn=1</p><p>UUEIR.TimeOutErrIntEn=1</p><p>to enable Error Detection and Interrupt Signalling of Timeout Errors</p></td><td class="confluenceTd"><p>TimeOutThreshold = 1 implies 4K cycles</p><p>2 implies 8K cycles</p><p>…</p></td><td class="confluenceTd"><p>TimeOutThreshold inside {1,3}</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.1 Uncorrectable Error Detect Register(xUEDR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.TimeOutThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p><p> </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>STRreq</p></td><td class="confluenceTd"><p>IOAIU receives STRreq after a lot of delay (~5K to 10K cycles)</p></td><td class="confluenceTd"><p>Set high value of delay in smi_agent.strreq_tx_port</p></td><td class="confluenceTd"><p>common-sense</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.delayedSTRreq</p><p>#Test.IOAIU.csr_timeout_error_test_str_req_delayed</p></td><td class="confluenceTd"><p>ioaiu_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CMDrsp</p></td><td class="confluenceTd"><p>IOAIU receives CMDrsp after a lot of delay (~5K to 10K cycles)</p></td><td class="confluenceTd"><p>Set high value of delay in smi_agent.cmdrsp_tx_port</p></td><td class="confluenceTd"><p>common-sense</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.delayedCMDrsp</p><p>#Test.IOAIU.csr_timeout_error_test_cmd_rsp_delayed</p></td><td class="confluenceTd"><p>ioaiu_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTWreq</p></td><td class="confluenceTd"><p>IOAIU receives ready for outgoing DTWreq after a lot of delay (~5K to 10K cycles)</p></td><td class="confluenceTd"><p>Set high value of delay in smi_agent.dtwreq_rx_port</p></td><td class="confluenceTd"><p>common-sense</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.delayedDTWreq</p><p>#Test.IOAIU.csr_timeout_error_test_CCP_eviction</p></td><td class="confluenceTd"><p>ioaiu_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="ErrorScenarios-Functionalcheckandcoverage.7">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b8319594-b8df-4d54-9c0d-00a0f951cd25" class="confluenceTable"><colgroup><col style="width: 312.0px;"/><col style="width: 317.0px;"/><col style="width: 257.0px;"/><col style="width: 78.0px;"/><col style="width: 103.0px;"/><col style="width: 107.0px;"/><col style="width: 93.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that csr_timeout_seq waits for XAIUUESR.ErrVld, and IRQ_UC</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ErrVld</p><p>#Check.IOAIU.TimeOutError.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0x9 (Timeout Error)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ErrType</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check </p><p>XAIUUESR.ErrInfo[1:0]  = command type<br/>o 2’b00: Reads<br/>o 2’b01: Write (supposed to cover Evictions)<br/>o 2’b11: DVM</p><p>XAIUUESR.ErrInfo[2] = Security_bit of the transaction that timed out. </p><p>XAIUUESR.ErrInfo[7:3] = Reserved</p><p>XAIUUESR.ErrInfo[19:8]  = Transact ion ID/AxID</p><p>Cover ErrorInfo command type and Security bit</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ErrInfo_NS</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUELR0 = {ErrEntry, ErrWay, ErrWord} of the transaction that timed out. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ELR0</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUELR1 = {ErrAddr} of the transaction that timed out. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.TimeOutError.ELR1</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-SysEventError">Sys Event Error</h1><h3 id="ErrorScenarios-StimulusDescription.3">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="91888fdd-0439-4252-8a6d-850882c8076a" class="confluenceTable"><colgroup><col style="width: 329.0px;"/><col style="width: 214.0px;"/><col style="width: 153.0px;"/><col style="width: 158.0px;"/><col style="width: 194.0px;"/><col style="width: 121.0px;"/><col style="width: 65.0px;"/><col style="width: 70.0px;"/><col style="width: 60.0px;"/><col style="width: 76.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Set XAIUTOCR.TimeOutThreshold to non-zero value.</p><p>UUEDR.TimeoutErrDetEn=1</p><p>UUEIR.TimeOutErrIntEn=1</p><p>to enable Error Detection and Interrupt Signalling of Timeout Errors</p></td><td class="confluenceTd"><p>IOAIU receives Sys Event req after a lot of delay (~5K to 10K cycles)</p><p>…</p></td><td class="confluenceTd"><p>TimeOutThreshold inside {1,3}</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.1 Uncorrectable Error Detect Register(xUEDR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.SysevnetTimeOutThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p><p> </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="ErrorScenarios-Functionalcheckandcoverage.8">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="507c2800-39fa-4572-a1aa-2efa16cebc83" class="confluenceTable"><colgroup><col style="width: 177.0px;"/><col style="width: 355.0px;"/><col style="width: 287.0px;"/><col style="width: 89.0px;"/><col style="width: 115.0px;"/><col style="width: 120.0px;"/><col style="width: 104.0px;"/><col style="width: 193.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that csr_timeout_seq waits for XAIUUESR.ErrVld, and IRQ_UC</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.SysceventSysTimeOutError.ErrVld</p><p>#Check.IOAIU.SyseventTimeOutError.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0xA (Timeout Error)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.SyseventTimeOutError.ErrType</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check </p><p>XAIUUESR.ErrInfo[1:0]  = Type<br/>o 1’b0: Time out error on message (protocol<br/>timeout)<br/>o 1’b1: Time out error on interface</p><p>XAIUUESR.ErrInfo[19:1] = Reserved </p><p>Cover ErrInfo x ErrType</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.SyseventTimeOutError.ErrInfo</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-SyscoReqError">Sysco Req Error</h1><h3 id="ErrorScenarios-StimulusDescription.4">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="9822e8b0-e6d8-4bf3-841f-ceede6f8bdd1" class="confluenceTable"><colgroup><col style="width: 329.0px;"/><col style="width: 214.0px;"/><col style="width: 153.0px;"/><col style="width: 158.0px;"/><col style="width: 194.0px;"/><col style="width: 121.0px;"/><col style="width: 65.0px;"/><col style="width: 70.0px;"/><col style="width: 60.0px;"/><col style="width: 76.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Set XAIUTOCR.TimeOutThreshold to non-zero value.</p><p>UUEDR.TimeoutErrDetEn=1</p><p>UUEIR.TimeOutErrIntEn=1</p><p>to enable Error Detection and Interrupt Signalling of Timeout Errors</p></td><td class="confluenceTd"><p>IOAIU receives Sysco req after a lot of delay (~5K to 10K cycles)</p><p>…</p></td><td class="confluenceTd"><p>TimeOutThreshold inside {1,3}</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.1 Uncorrectable Error Detect Register(xUEDR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.SyscoreqTimeOutThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p><p> </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="ErrorScenarios-Functionalcheckandcoverage.9">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="47479acb-5105-49eb-bf53-63a843c2aab6" class="confluenceTable"><colgroup><col style="width: 177.0px;"/><col style="width: 355.0px;"/><col style="width: 287.0px;"/><col style="width: 89.0px;"/><col style="width: 115.0px;"/><col style="width: 120.0px;"/><col style="width: 104.0px;"/><col style="width: 193.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that csr_timeout_seq waits for XAIUUESR.ErrVld, and IRQ_UC</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p><p>1.2.2.2 Uncorrectable Error Interrupt Register (xUEIR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.SyscoreqTimeOutError.ErrVld</p><p>#Check.IOAIU.SyscoreqTimeOutError.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check XAIUUESR.ErrType = 0xB  (Timeout Error)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.SyscoreqTimeOutError.ErrType</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check </p><p>XAIUUESR.ErrInfo[0]  = Type<br/>o 1’b0: Time out error on message (protocol<br/>timeout)<br/>o 1'b1: External error reported by response from</p><p>XAIUUESR.ErrInfo[19:1] = Reserved </p><p>Cover ErrInfo x ErrType</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.SyscoreqTimeOutError.ErrInfo</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-ErrorRegisters">Error Registers</h1><h3 id="ErrorScenarios-CorrectableErrorStatusRegister(xCESR)">Correctable Error Status Register (xCESR)</h3><h3 id="ErrorScenarios-FunctionalCoverage">Functional Coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="5024f9e9-c013-4244-a962-fc95d3906bf5" class="confluenceTable"><colgroup><col style="width: 293.0px;"/><col style="width: 195.0px;"/><col style="width: 203.0px;"/><col style="width: 113.0px;"/><col style="width: 117.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cross CESR fields  ErrCountOverflow, ErrCount, ErrType, ErrInfo iff ErrVld==1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.2 Correctable Error Status Register(xCESR)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CorrectableErr.CESR</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-UncorrectableErrorStatusRegister(xUESR)">Uncorrectable Error Status Register (xUESR)</h2><h3 id="ErrorScenarios-FunctionalCoverage.1">Functional Coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="37525e93-fbe7-4546-a72d-aa8b6325c318" class="confluenceTable"><colgroup><col style="width: 289.0px;"/><col style="width: 202.0px;"/><col style="width: 210.0px;"/><col style="width: 130.0px;"/><col style="width: 90.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover all possibilities of UESR.ErrType x UESR.ErrInfo iff (UESR.ErrVld == 1)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.2.3 Uncorrectable Error Status Register(xUESR)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.UESR.ErrType_ErrInfo</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-TransportError">Transport Error </h1><h2 id="ErrorScenarios-Wrong-TargetID">Wrong-Target ID</h2><h3 id="ErrorScenarios-StimulusDescriptions.5">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="5a4d2e49-dd4f-4421-bc68-d99abd70b237" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 120.0px;"/><col style="width: 152.0px;"/><col style="width: 148.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>smi_seq_item.smi_targ_ncore_funit_unit_id</p></td><td class="confluenceTd"><p>target FUnit of SMI message</p></td><td class="confluenceTd"><p>randomize FUnit of SMI message does not match DestID</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and Interrupt<br/>1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.WrongTargetId</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.10">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="875dd3e9-5474-40c7-be1e-668a2ddfaaf2" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/><col style="width: 121.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of wrong_target_id on SMI messages received by IOAIU, </p><p>ErrVld=1, </p><p>ErrType=0x8</p><p>ErrInfo[0]= Type<br/>o 1’b0: Wrong Target Id<br/>o 1’b1: SMI Protection</p><p>ErrorInfo[7:1]= Reserved</p><p>ErrInfo[19:8]=SrcId (FUnitId)</p><p>IRQ_UC=1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.WrongTargetId.ErrVld</p><p>#Check.IOAIU.WrongTargetId.ErrType</p><p>#Check.IOAIU.WrongTargetId.ErrInfo</p><p>#Check.IOAIU.WrongTargetId.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that wrong target_id error is reported to fault checker in resiliency mode and will trigger mission fault</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p><p>1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Check.IOAIU.WrongTargetId.mission_fault</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that ErrVld=1 &amp;&amp; ErrType=0x8 &amp;&amp; ErrInfo[0]=0x0 due to wrong target_id received on following SMI messages:</p><p>CMDrsp, UPDrsp, STRreq, DTRreq, DTRrsp, DTWrsp, CMPrsp, SNPreq, dtwdbgrsp , sysreq,sysrsp</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Cover.IOAIU.WrongTargetId</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-DirectedTestcase">Directed Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b98a1686-b171-48e5-846a-3ab2373cecd8" class="confluenceTable"><colgroup><col style="width: 210.0px;"/><col style="width: 174.0px;"/><col style="width: 229.0px;"/><col style="width: 185.0px;"/><col style="width: 75.0px;"/><col style="width: 105.0px;"/><col style="width: 154.0px;"/><col style="width: 154.0px;"/><col style="width: 154.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th><th class="confluenceTh"><p /></th></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_CMDrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a CMDrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.CMDrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DTRreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DTRreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DTRrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DTRrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTRrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DTWrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DTWrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DTWrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_DtwDbg_rsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a DtwDbg_rsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.DtwDbg_rsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_SNPreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a SNPreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.SNPreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_STRreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a STRreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Test.IOAIU.CMDrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_UPDrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a UPDrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.UPDrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_SYSreq</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a SYSreq SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.SYSreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wrong_target_id_on_SYSrsp</p></td><td class="confluenceTd"><p>DV (system_bfm_seq) sends a SYSrsp SMI message to IOAIU (DUT) with TargId != DUT’s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.IOAIU.SYSrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-SMIUncorrectableProtection">SMI Uncorrectable Protection</h2><h3 id="ErrorScenarios-StimulusDescription.5">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="c897d3b8-a5ab-4c31-afe8-61a957ed633c" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 120.0px;"/><col style="width: 152.0px;"/><col style="width: 148.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 130.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Injecting Uncorrectable error in SMI request (header/message/data)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Fault occurs when the SMI request (header/message/data) is received by a unit with uncorrectable error injected</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><ul><li><p>SMI errors can be injected at HDR, NDP, or DP. Errors will be injected into randomly selected bits to the full length, including payloads and their protection bits.</p></li><li><p> Error injection is controlled by below pulsarg <br/>1) +inj_cntl  = 2 will inject ECC UnCorrectable Error.<br/>2)+inj_cntl  = 4 will inject Parity UnCorrectable Error.</p></li><li><p>Set TransErrDetEnand TransErrIntEn to 1.</p></li></ul></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Functional%20Safety%20specification%2003262023.pdf?version=5&amp;modificationDate=1679709348953&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.6 Functional Safety specification</a></p><p>1.4 Transport Error Logging and Interrupt<br/>1.5 Resiliency Related Error Logging and interrupt</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.TransportErr</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>smi_driver.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.11">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="959f0a5d-d0c1-4ed3-8a67-e1e3d7593d76" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/><col style="width: 121.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check that on detection of wrong_target_id on SMI messages received by IOAIU, </p><p>ErrVld=1, </p><p>ErrType=0x8</p><p>ErrInfo[0]= Type<br/>o 1’b1: SMI Protection</p><p>ErrorInfo[5:1]= Reserved</p><p>ErrInfo[19:8]=SrcId (FUnitId)</p><p>IRQ_UC=1</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Check.IOAIU.Transport.ErrVld</p><p>#Check.IOAIU.Transport.ErrType</p><p>#Check.IOAIU.Transport.ErrInfo</p><p>#Check.IOAIU.Transport.IRQ_UC</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Cover that ErrVld=1 &amp;&amp; ErrType=0x8 &amp;&amp; ErrInfo[0]=0x1 due to Transport Error received on following SMI messages:</p><p>CMDrsp, UPDrsp, STRreq, DTRreq, DTRrsp, DTWrsp, CMPrsp, SNPreq, dtwdbgrsp , sysreq,sysrsp</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Cover.IOAIU.UnCorrectableTransportErr</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.5">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="561a3abe-c5ab-4282-9454-5ee8c2993a68" class="confluenceTable"><colgroup><col style="width: 350.0px;"/><col style="width: 126.0px;"/><col style="width: 213.0px;"/><col style="width: 281.0px;"/><col style="width: 67.0px;"/><col style="width: 121.0px;"/><col style="width: 109.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>resiliency_smi_uncorr_err_singl_hdr_c_cmdrsp<br/>resiliency_smi_uncorr_err_singl_hdr_nc_cmdrsp<br/>resiliency_smi_uncorr_err_singl_hdr_snpreq<br/>resiliency_smi_uncorr_err_singl_hdr_strreq<br/>resiliency_smi_uncorr_err_singl_hdr_dtrreq<br/>resiliency_smi_uncorr_err_singl_hdr_dtwrsp<br/>resiliency_smi_uncorr_err_singl_hdr_cmprsp<br/>resiliency_smi_uncorr_err_singl_ndp_c_cmdrsp<br/>resiliency_smi_uncorr_err_singl_ndp_nc_cmdrsp<br/>resiliency_smi_uncorr_err_singl_ndp_snpreq<br/>resiliency_smi_uncorr_err_singl_ndp_strreq<br/>resiliency_smi_uncorr_err_singl_ndp_dtrreq<br/>resiliency_smi_uncorr_err_singl_ndp_dtwrsp<br/>resiliency_smi_uncorr_err_singl_ndp_cmprsp<br/>resiliency_smi_uncorr_err_singl_dp<br/>resiliency_smi_uncorr_err_multi_all_c_cmdrsp<br/>resiliency_smi_uncorr_err_multi_all_nc_cmdrsp<br/>resiliency_smi_uncorr_err_multi_all_snpreq<br/>resiliency_smi_uncorr_err_multi_all_strreq<br/>resiliency_smi_uncorr_err_multi_all_dtrreq<br/>resiliency_smi_uncorr_err_multi_all_dtwrsp<br/>resiliency_smi_uncorr_err_multi_all_dtrrsp<br/>resiliency_smi_uncorr_err_multi_all_dtwdbgrsp<br/>resiliency_smi_uncorr_err_multi_all_cmprsp<br/>resiliency_smi_uncorr_err_multi_hdr_random<br/>resiliency_smi_uncorr_err_multi_ndp_random<br/>resiliency_smi_uncorr_err_multi_dp_random<br/>resiliency_smi_uncorr_err_multi_all_random</p></td><td class="confluenceTd"><p>Injecting uncorrectable error in SMI request (header/message/data).</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.UnCorrectable.TransportErr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-SMIcorrectableProtection">SMI correctable Protection</h2><h3 id="ErrorScenarios-StimulusDescription.6">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="58739182-45b5-4e34-9f5f-d1cb7b3da777" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 120.0px;"/><col style="width: 152.0px;"/><col style="width: 148.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 130.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Injecting correctable error in SMI request (header/message/data)</p></td><td class="confluenceTd"><p>Fault occurs when the SMI request (header/message/data) is received by a unit with correctable error injected</p></td><td class="confluenceTd"><ul><li><p>SMI errors can be injected at HDR, NDP, or DP. Errors will be injected into randomly selected bits to the full length, including payloads and their protection bits.</p></li><li><p> Error injection is controlled by below pulsarg <br/>1) +inj_cntl  = 1 will inject ECC Correctable Error.</p></li><li><p>Set TransErrDetEn and TransErrIntEn to 1.</p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Functional%20Safety%20specification%2003262023.pdf?version=5&amp;modificationDate=1679709348953&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.6 Functional Safety specification</a></p><p>1.4 Transport Error Logging and Interrupt<br/>1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Smi.CorrectableErr</p></td><td class="confluenceTd"><p>smi_driver.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.12">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="950348c9-5008-4d22-932e-ad2ad9a5170b" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 256.0px;"/><col style="width: 115.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/><col style="width: 121.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of wrong_target_id on SMI messages received by IOAIU, </p><p>ErrVld=1, </p><p>ErrType=0x8</p><p>ErrInfo[0]= [5:0] – Reserved (set to zero) </p><p>                  [15:6] – Source ID (FUnit_Id)</p><p>IRQ_C=1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableTransport.ErrVld</p><p>#Check.IOAIU.CorrectableTransport.ErrType</p><p>#Check.IOAIU.CorrectableTransport.ErrInfo</p><p>#Check.IOAIU.CorrectableTransport.IRQ_C</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that ErrVld=1 &amp;&amp; ErrType=0x8 &amp;&amp; ErrInfo[0]=0x0 due to Transport Error received on following SMI messages:</p><p>CMDrsp, UPDrsp, STRreq, DTRreq, DTRrsp, DTWrsp, CMPrsp, SNPreq, dtwdbgrsp , sysreq,sysrsp</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CorrectableTransportErr</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.6">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="198325c0-423e-4709-b540-a2a5f4ebd49a" class="confluenceTable"><colgroup><col style="width: 350.0px;"/><col style="width: 126.0px;"/><col style="width: 213.0px;"/><col style="width: 281.0px;"/><col style="width: 67.0px;"/><col style="width: 121.0px;"/><col style="width: 109.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>resiliency_smi_corr_err_singl_hdr_c_cmdrsp<br/>resiliency_smi_corr_err_singl_hdr_nc_cmdrsp<br/>resiliency_smi_corr_err_singl_hdr_snpreq<br/>resiliency_smi_corr_err_singl_hdr_strreq<br/>resiliency_smi_corr_err_singl_hdr_dtrreq<br/>resiliency_smi_corr_err_singl_hdr_dtwrsp<br/>resiliency_smi_corr_err_singl_hdr_cmprsp<br/>resiliency_smi_corr_err_singl_ndp_c_cmdrsp<br/>resiliency_smi_corr_err_singl_ndp_nc_cmdrsp<br/>resiliency_smi_corr_err_singl_ndp_snpreq<br/>resiliency_smi_corr_err_singl_ndp_strreq<br/>resiliency_smi_corr_err_singl_ndp_dtrreq<br/>resiliency_smi_corr_err_singl_ndp_dtwrsp<br/>resiliency_smi_corr_err_singl_ndp_cmprsp<br/>resiliency_smi_corr_err_singl_dp<br/>resiliency_smi_corr_err_multi_all_c_cmdrsp<br/>resiliency_smi_corr_err_multi_all_nc_cmdrsp<br/>resiliency_smi_corr_err_multi_all_snpreq<br/>resiliency_smi_corr_err_multi_all_strreq<br/>resiliency_smi_corr_err_multi_all_dtrreq<br/>resiliency_smi_corr_err_multi_all_dtwrsp<br/>resiliency_smi_corr_err_multi_all_dtrrsp<br/>resiliency_smi_corr_err_multi_all_dtwdbgrsp<br/>resiliency_smi_corr_err_multi_all_cmprsp<br/>resiliency_smi_corr_err_multi_hdr_random<br/>resiliency_smi_corr_err_multi_ndp_random<br/>resiliency_smi_corr_err_multi_dp_random<br/>resiliency_smi_corr_err_multi_all_random</p></td><td class="confluenceTd"><p>Injecting uncorrectable error in SMI request (header/message/data).</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.Resilince.Correctable.TransportErr          </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-CorrectableErrors">Correctable Errors</h1><h3 id="ErrorScenarios-StimulusDescriptions.6">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7c1ef0fa-619c-482d-9b19-a508ff5b4aed" class="confluenceTable"><colgroup><col style="width: 321.0px;"/><col style="width: 214.0px;"/><col style="width: 153.0px;"/><col style="width: 162.0px;"/><col style="width: 189.0px;"/><col style="width: 121.0px;"/><col style="width: 65.0px;"/><col style="width: 91.0px;"/><col style="width: 48.0px;"/><col style="width: 76.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ccp_single_bit_ott_direct_error_test</p><p>ccp_single_bit_tag_direct_error_test</p><p>ccp_single_bit_data_direct_error_test</p></td><td class="confluenceTd"><p>task inserts single-bit error in tag/data/ott in SECDED configs</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.1 Correctable ErrorType and Info Table</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.SingleBitErrInjection</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCECR.ErrDetEn</p></td><td class="confluenceTd"><p>Correctable Error Detection Enable. When set to 1, this<br/>bit enables detection and logging of correctable errors.</p></td><td class="confluenceTd"><p>Set to 1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ErrDetEn</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCECR.ErrIntEn</p></td><td class="confluenceTd"><p>Correctable Error Interrupt Enable. When set to 1, this<br/>bit enables the assertion of Correctable Error Interrupt<br/>signal when a new Correctable Error is detected<br/>and ErrCount value equals to ErrThreshold.</p></td><td class="confluenceTd"><p>Set to 1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ErrIntEn</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCECR.ErrThreshold</p></td><td class="confluenceTd"><p>Correctable Error Threshold. Number of corrected errors<br/>for which logging, and interrupt (if ErrIntEn is set to 1) is<br/>suppressed.</p></td><td class="confluenceTd"><p>randomize 1 to 255 with following distribution</p><p>0:= 5, 1:= 10</p><p>[2:7] := 10  [8:32] := 15 [33:54] := 10 [55:100] := 10 [101:150] := 10 [151:200] := 10 [200:254] := 10 255:=10 </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ErrThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUCRTR (ResThreshold) - 8-bit wide</p></td><td class="confluenceTd"><p>This register contains the resiliency correctable error threshold as an indication to the functional<br/>safety controller (FSC). Exists only if the unit enables resiliency</p></td><td class="confluenceTd"><p>randomize 1 to 255</p><p>with following distribution</p><p>0:= 5, 1:= 10</p><p>[2:7] := 10  [8:32] := 15 [33:54] := 10 [55:100] := 10 [101:150] := 10 [151:200] := 10 [200:254] := 10 255:=10 </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.6 Correctable Resiliency Threshold Register (xCRTR)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.CorrectableErr.ResThreshold</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.13">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="33e84393-6d9a-40aa-990a-dd058dc7ee5d" class="confluenceTable"><colgroup><col style="width: 339.0px;"/><col style="width: 285.0px;"/><col style="width: 311.0px;"/><col style="width: 97.0px;"/><col style="width: 71.0px;"/><col style="width: 109.0px;"/><col style="width: 107.0px;"/><col style="width: 121.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of </p><p>correctable error, ErrVld=1, and ErrType and ErrInfo are set as follows:</p><p>OTT: ErrType=0x0, ErrInfo=0x0</p><p>Tag: ErrType=0x1, ErrInfo=0x0</p><p>Data: ErrType=0x1, ErrInfo=0x1</p><p>Error Location Register</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.1 Correctable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrVld</p><p>#Check.IOAIU.CorrectableErr.ErrType</p><p>#Check.IOAIU.CorrectableErr.ErrInfo</p><p>#Check.IOAIU.CorrectableErr.IRQ_C</p><p>#Check.IOAIU.CorrectableErr.ErrorLocation</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CESR.ErrCountOverflow (Correctable Error Count Overflow)</p><p>This bit is set to 1 when ErrVld is asserted, and a new Correctable Error is detected. Once the field is set, it will keep asserted until being reset. The field is reset to 0b0 when ErrVld is<br/>reset.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p><p /></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrorCountOverflow</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CESR.ErrCount (Correctable Error Count) </p><p>This field increments when a<br/>Correctable Error is detected. Once the field reaches ErrThreshold, the value will be frozen from that time until being reset. The field is reset to 0x00<br/>when ErrVld is reset. If write 1 to ErrVld and a new Correctable Error is detected at the same cycle, the field will not increment for the error.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrorCount</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that when number of correctable errors detected == ErrThreshold+1,  ErrVld ==1 &amp;&amp; ErrCountOverflow ==0 </p><p>When number of correctable errors detected == ErrThreshold+2, ErrVld ==1 , ErrCountOverflow==1.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p><p /></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.ErrorCountOverflowErrCount</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that when CESR.ErrCount reaches XAIUCECR.ErrThreshold value,  and then a new correctable error is detected, IRQ_C is triggered</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a> </p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.IRQ_C</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that when num_correctable_err detected reaches XAIUCRTR.ResThreshold value, cerr_over_thres_fault in asserted in configs with Resiliency enabled.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.6 Correctable Resiliency Threshold Register (xCRTR)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/16778053/Ncore+3.4+FSC+Micro-Architecture+Specification" data-linked-resource-id="16778053" data-linked-resource-version="10" data-linked-resource-type="page">Ncore 3.4 FSC Micro-Architecture Specification</a> </p><p>Figure 1 FSC top level block diagram</p></td><td class="confluenceTd"><p>#Check.IOAIU.CorrectableErr.cerr_over_thres_fault</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cross CESR fields  ErrCountOverflow, ErrCount, ErrType, ErrInfo iff ErrVld==1</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.2 Correctable Error Status Register (xCESR)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CorrectableErr.CESR</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.7">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="a1aa3394-482c-493c-9152-e14ffd83773b" class="confluenceTable"><colgroup><col style="width: 252.0px;"/><col style="width: 177.0px;"/><col style="width: 260.0px;"/><col style="width: 281.0px;"/><col style="width: 67.0px;"/><col style="width: 121.0px;"/><col style="width: 109.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>always_inject_corr_error</p><p>separate flavors: OTT</p><p>Tag</p><p>Data</p></td><td class="confluenceTd"><p>always inject correctable errors in all memories OTT, Tag, Data using internal_mem_inst.inject_errors(100,0,1)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p><p>1.2.3.1 Correctable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.always_insert_corr_err_OTT</p><p>#Test.IOAIU.always_insert_corr_err_Tag</p><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>check_max_errthd_corr_err</p><p>flavors: OTT</p><p>Tag</p><p>Data</p></td><td class="confluenceTd"><p>Does correctable errors:</p><ul><li><p>when cerr_counter == ResThreshold and one more correctable error detected check that fault_checker.cerr_over_thres_fault is asserted. (for Resiliency configs)</p></li></ul><p>In a multicore config if above condition is satisfied for any of the cores, then </p><p>fault_checker.cerr_over_thres_fault is triggered.</p><ul><li><p>CESR.ErrCount == ErrThreshold and then one more correctable error detected, then ErrVld and  IRQ_C is triggered</p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.1 Correctable Error Control Register (xCECR)</p><p>1.2.3.1 Correctable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.check_max_thread_corr_err_OTT</p><p>#Test.IOAIU.check_max_thread_corr_err_Tag</p><p>#Test.IOAIU.check_max_thread_corr_err_Data</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>csr_corr_errint_check_through_xaiucesar</p></td><td class="confluenceTd"><p>In this test we will check error interrupt functionality through alias register write</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.1.5 Correctable Error Status Alias Register (xCESAR)</p></td><td class="confluenceTd"><p>#Test.IOAIU.check_xaiucesar</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-MemoryUncorrectableErrors">Memory Uncorrectable Errors</h1><h2 id="ErrorScenarios-SRAMAddress/DataErrors">SRAM Address/Data Errors</h2><h3 id="ErrorScenarios-StimulusDescription.7">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e4d209d4-9564-4f13-b3b2-ed51280fba2e" class="confluenceTable"><colgroup><col style="width: 358.0px;"/><col style="width: 247.0px;"/><col style="width: 111.0px;"/><col style="width: 255.0px;"/><col style="width: 218.0px;"/><col style="width: 141.0px;"/><col style="width: 77.0px;"/><col style="width: 123.0px;"/><col style="width: 130.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>call Verilog task in internal_mem.tachl: init_addr_error</p></td><td class="confluenceTd"><p>DV can call this task to set up the percentage of address error for the entire simulation</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16777427/Boon%27s%20email.docx?version=1&amp;modificationDate=1647225392249&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Boon's email.docx</a></p><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Stalled</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>call Verilog task in internal_mem.tachl: inject_addr_error()</p></td><td class="confluenceTd"><p>Call this task to inject address error one at a time:        task <strong>inject_addr_error</strong>(input int maxbit = ADDR_WIDTH - 1, input int minbit = 0);</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16777427/Boon%27s%20email.docx?version=1&amp;modificationDate=1647225392249&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Boon's email.docx</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.AddrErrorInjection</p><p /></td><td class="confluenceTd"><p>ioaiu_tp_top.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>call Verilog task in internal_mem.tachl: inject_data_error()</p></td><td class="confluenceTd"><p>Call this task to inject address error one at a time: task inject_data_error (input int maxbit = ADDR_WIDTH - 1, input int minbit = 0);</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DataErrorInjection</p></td><td class="confluenceTd"><p>ioaiu_tp_top.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.14">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b4c1d09f-ca0b-4518-a978-9974e485b3fe" class="confluenceTable"><colgroup><col style="width: 427.0px;"/><col style="width: 309.0px;"/><col style="width: 456.0px;"/><col style="width: 117.0px;"/><col style="width: 63.0px;"/><col style="width: 136.0px;"/><col style="width: 133.0px;"/><col style="width: 159.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remark</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of </p><p>uncorrectable address/data error, ErrVld=1, and ErrType and ErrInfo are set as follows:</p><p>OTT: ErrType=0x0, ErrInfo=0x0</p><p>Tag: ErrType=0x1, ErrInfo=0x0</p><p>Data: ErrType=0x1, ErrInfo=0x1</p><p>Error Location Register</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.IOAIU.UnCorrectable.ErrVld</p><p>#Check.IOAIU.UnCorrectableErr.ErrType</p><p>#Check.IOAIU.UnCorrectableErr.ErrInfo</p><p>#Check.IOAIU.UnCorrectableErr.IRQ_UC</p><p>#Check.IOAIU.UnCorrectableErr.ErrorLocation</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>On OTT uncorrectable error for write transaction, DtwReq is returned with CMStatus = 8’b10000011 (Data Error) and poison bit set. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.OTTUnCorrectableErr.DtwReqCMStatus.DataErr</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>On OTT uncorrectable error: </p><p>For a Full Write Miss, does WrData into cache has poison-bit set? (just one write txn) </p><p>Full WrNoSnp, it will use WrData path</p><p>Full WrUnq, it will use FillCtrldata path</p><p>For Write Hit, WrData into cache has poison-bit set</p><p>For Read Miss, FillData into cache has poison-bit set</p><p>For Reads, RResp is returned with SLVERR on appropriate beats</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.OTTUnCorrectableErr.WriteHit_WrDataPoison</p><p>#Check.IOAIU.OTTUnCorrectableErr.ReadMiss_FillDataPoison</p><p>#Check.IOAIU.OTTUnCorrectableErr.RResp_SLVERR</p></td><td class="confluenceTd"><p>ioai_scb_txn.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Partially Done</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9474"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_281837577_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-9474" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-9474</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p><p> 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11973"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_281837577_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-11973" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-11973</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>For a tag Uncorrectable Error during SNPReq lookup, IOAIU issues SNPRsp with CMStatus = 8’b10000100 (Address Error).</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.TagUncorrectableErr.SNP_AddrErr</p></td><td class="confluenceTd"><p>ioai_scb_txn.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>For a data Uncorrectable Error upon access cache data RAM, if first beat data is poisoned and DtrReq/DtwReq is returned<br/>with CmStatus = 8’b10000011 (Data Error) and poison bit set, if a data beat after the first beat is poisoned then only poison<br/>bit is set and CmStatus may not indicate error. In the case where data is to be provided on the native interface i.e. R<br/>Channel, RResp is returned with SLVERR on the appropriate data beat</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.7 CCMP Completion</p></td><td class="confluenceTd"><p>#Check.IOAIU.DataUncorrectableErr.DtrReq_DataErr</p><p>#Check.IOAIU.DataUncorrectableErr.DtwReq_DataErr</p><p>#Check.IOAIU.DataUncorrectableErr.RResp_SLVERR</p><p /></td><td class="confluenceTd"><p>ioai_scb_txn.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that SRAM address uncorrectable error detected in OTT, CCP_Tag, CCP_Data are reported to fault checker in resiliency mode and trigger mission fault. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Check.IOAIU.UncorrectableErr_MissionFault</p></td><td class="confluenceTd"><p>base_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.8">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="2af743ea-43a6-444d-9d1d-1bed5be87a52" class="confluenceTable"><colgroup><col style="width: 290.0px;"/><col style="width: 159.0px;"/><col style="width: 271.0px;"/><col style="width: 250.0px;"/><col style="width: 67.0px;"/><col style="width: 121.0px;"/><col style="width: 109.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>csr_uuedr_MemErrDetEn_uncorr_sram_addr</p><p>separate flavors: OTT</p><p>CCP_Tag</p><p>CCP_Data</p></td><td class="confluenceTd"><p>inject single bit flip using  inject_addr_error(), in sram addr-bits (applies to both PARITY and SECDED configs)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">Ncore+3.X+SRAM+Address+Protection</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_addr_OTT</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_addr_CCP_Tag</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_addr_CCP_Data</p><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>csr_uuedr_MemErrDetEn_uncorr_sram_data</p><p>separate flavors: OTT</p><p>CCP_Tag</p><p>CCP_Data</p></td><td class="confluenceTd"><p>inject single bit flip using  inject_addr_error(), in sram addr-bits (applies to both PARITY and SECDED configs)</p></td><td class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+SRAM+Address+Protection" rel="nofollow">Ncore+3.X+SRAM+Address+Protection</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_data_addr_OTT</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_data_CCP_Tag</p><p>#Test.IOAIU.csr_uuedr_MemErrDetEn_uncorr_sram_data_CCP_Data</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h1 id="ErrorScenarios-DECERRScenarios">DECERR Scenarios </h1><h2 id="ErrorScenarios-IllegalDIIaccesstype">Illegal DII access type</h2><h3 id="ErrorScenarios-StimulusDescription.8">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7a32ba75-ba8f-4298-bcc2-f040144ba180" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 151.0px;"/><col style="width: 152.0px;"/><col style="width: 117.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ACE/ACE-LITE/ACE-LITE-E: axsnoop, axdomain</p><p>AXI4: GPRAR.NC</p></td><td class="confluenceTd"><p>nonAXI4: Issue illegal transactions to DII address region</p><p>AXI4: random traffic to DII address region marked NC=0</p></td><td class="confluenceTd"><p>archannel.arcmdtype != RDNOSNP, nonsharable CMOs</p><p>archannel.arcmdtype != WRNOSNP</p><p>For AXI4: mark all DII address-regions with GPRAR.NC=0</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.IllegaIOpToDII.DECERR</p><p>#Stimulus.IOAIU.CoherentDIIAccess.DECERR</p></td><td class="confluenceTd"><p>axi_seq.sv</p><p>addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Add the other DECERR scenarios to this Section.</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.15">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="2f972034-8b86-4c7d-ab26-d6aa1d2dd27e" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/><col style="width: 121.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover and Check that all the illegal Op (axdomain, axsnoop) to DII issue DECERR on nativeInterface </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Check.IOAIU.IllegaIOpToDII.DECERR</p><p>#Check.IOAIU.coherentDIIAccess.DECERR</p><p>#Cover.IOAIU.IllegaIOpToDII.DECERR</p><p /></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that on detection of DECERR, ErrVld=1, and IRQ_UC,ErrType and ErrInfo are set as follows:</p><p>DEC: ErrType=0x7, ErrInfo=0x3</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Check.IOAIU.IllegaIOpToDII.ErrVld</p><p>#Check.IOAIU.IllegaIOpToDII.ErrType</p><p>#Check.IOAIU.IllegaIOpToDII.ErrInfo</p><p>#Check.IOAIU.IllegaIOpToDII.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_csr_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>DOne</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.9">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b1986e3d-21ed-4947-9c8c-92bcc9df1535" class="confluenceTable"><colgroup><col style="width: 331.0px;"/><col style="width: 159.0px;"/><col style="width: 372.0px;"/><col style="width: 284.0px;"/><col style="width: 137.0px;"/><col style="width: 84.0px;"/><col style="width: 135.0px;"/><col style="width: 161.0px;"/><col style="width: 137.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>bring_up_test_ill_op</p></td><td class="confluenceTd"><p>non AXI4: Test does random illegal transactions to DII address region </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Test.IOAIU.IllegaIOpToDII.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coh_dii</p></td><td class="confluenceTd"><p>AXI4:  Mark all DII address region as NC=0 (coherent) and run random traffic.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Test.IOAIU.coherentDIIAccess.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-Noaddresshit">No address hit</h2><h3 id="ErrorScenarios-StimulusDescription.9">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="f8676127-d969-47d7-85a7-c757801afe9c" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 151.0px;"/><col style="width: 152.0px;"/><col style="width: 117.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ACE/ACE-LITE/ACE-LITE-E/Axi</p></td><td class="confluenceTd"><p>generate unmapped address using below plusarg “unmapped_add_access“</p></td><td class="confluenceTd"><p>generate address out of memory region</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0000: No address hit</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.NoAddresshit.DECERR</p><p /></td><td class="confluenceTd"><p>axi_seq.sv</p><p>addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Add the other DECERR scenarios to this Section.</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.16">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="9a2e2463-1e65-48ee-beb2-9c1e588a5bac" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover and Check that for No address hit RTL should send DECERR on nativeInterface </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0000: No address hit</p></td><td class="confluenceTd"><p>#Check.IOAIU.NoAddresshit.DECERR</p><p>#Cover.IOAIU.NoAddresshit.DECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>Check that on detection of DECERR, ErrVld=1, and IRQ_UC,ErrType and ErrInfo are set as follows:</p><p>DEC: ErrType=0x7</p><p>ErrInfo </p><p>[3:0] – Type<br/>o 4’b0011: Illegal DII access type</p><ul><li><p>[5:4] – Command Type</p></li></ul><p>o 2’b00: Read<br/>o 2’b01: Write<br/>o 2'b1x: Not used, reserved</p><ul><li><p>[7:6] - Reserved (set to zero)</p></li><li><p>[19:8] – Transaction ID/AxID1</p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0000: No address hit</p></td><td class="confluenceTd"><p>#Check.IOAIU.NoAddresshit.ErrVld</p><p>#Check.IOAIU.NoAddresshit.ErrType</p><p>#Check.IOAIU.NoAddresshit.ErrInfo</p><p>#Check.IOAIU.NoAddresshit.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_csr_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.10">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="c1e88a1a-4c8f-4d9a-8bc3-e508b26a6248" class="confluenceTable"><colgroup><col style="width: 331.0px;"/><col style="width: 159.0px;"/><col style="width: 372.0px;"/><col style="width: 284.0px;"/><col style="width: 137.0px;"/><col style="width: 84.0px;"/><col style="width: 135.0px;"/><col style="width: 161.0px;"/><col style="width: 137.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>testcase Name </strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>csr_no_addr_hit_in_addr_map_test</p></td><td class="confluenceTd"><p>generate address out of memory region</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0011: Illegal DII access type</p></td><td class="confluenceTd"><p>#Test.IOAIU.NoAddresshit.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-Noaddresshit.1">No address hit</h2><h3 id="ErrorScenarios-StimulusDescription.10">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="793edf81-5c85-48cf-84e3-5386355bc257" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 151.0px;"/><col style="width: 152.0px;"/><col style="width: 117.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ACE/ACE-LITE/ACE-LITE-E/Axi Address</p></td><td class="confluenceTd"><p>generate unmapped address using below plusarg “unmapped_add_access“</p></td><td class="confluenceTd"><p>generate address out of memory region</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0000: No address hit</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.NoAddresshit.DECERR</p><p /></td><td class="confluenceTd"><p>axi_seq.sv</p><p>addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Add the other DECERR scenarios to this Section.</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.17">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="f92ce86d-21db-4743-b23f-854a439c3166" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover and Check that for No address hit RTL should send DECERR on nativeInterface </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0000: No address hit</p></td><td class="confluenceTd"><p>#Check.IOAIU.NoAddresshit.DECERR</p><p>#Cover.IOAIU.NoAddresshit.DECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>Check that on detection of DECERR, ErrVld=1, and IRQ_UC,ErrType and ErrInfo are set as follows:</p><p>DEC: ErrType=0x7</p><p>ErrInfo </p><p>[3:0] – Type<br/>o 4’b0000: No address hit</p><ul><li><p>[5:4] – Command Type</p></li></ul><p>o 2’b00: Read<br/>o 2’b01: Write<br/>o 2'b1x: Not used, reserved</p><ul><li><p>[7:6] - Reserved (set to zero)</p></li><li><p>[19:8] – Transaction ID/AxID1</p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0000: No address hit</p></td><td class="confluenceTd"><p>#Check.IOAIU.NoAddresshit.ErrVld</p><p>#Check.IOAIU.NoAddresshit.ErrType</p><p>#Check.IOAIU.NoAddresshit.ErrInfo</p><p>#Check.IOAIU.NoAddresshit.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_csr_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.11">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="93909b36-7db9-4eec-a25c-7955f1a6c3ad" class="confluenceTable"><colgroup><col style="width: 331.0px;"/><col style="width: 159.0px;"/><col style="width: 372.0px;"/><col style="width: 284.0px;"/><col style="width: 137.0px;"/><col style="width: 84.0px;"/><col style="width: 135.0px;"/><col style="width: 161.0px;"/><col style="width: 137.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>testcase Name </strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>csr_no_addr_hit_in_addr_map_test</p></td><td class="confluenceTd"><p>generate address out of memory region</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0000: No address hit</p></td><td class="confluenceTd"><p>#Test.IOAIU.NoAddresshit.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-Multipleaddresshit">Multiple address hit</h2><h3 id="ErrorScenarios-StimulusDescription.11">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="f1b81753-785d-4b85-bee7-f7a2f4757c4c" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 151.0px;"/><col style="width: 152.0px;"/><col style="width: 117.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ACE/ACE-LITE/ACE-LITE-E/Axi Address</p></td><td class="confluenceTd"><p>Overlap the same memory region using below plusarg “+mem_regions_overlap“</p></td><td class="confluenceTd"><p>Overlap the memmory region </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0001: Multiple address hit</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.MultipleAddrhit.DECERR</p><p /></td><td class="confluenceTd"><p>axi_seq.sv</p><p>addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Add the other DECERR scenarios to this Section.</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.18">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7f97d55e-975f-426e-a0b1-56acbbbd4746" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover and Check that for No address hit RTL should send DECERR on nativeInterface </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0001: Multiple address hit</p></td><td class="confluenceTd"><p>#Check.IOAIU.MultipleAddrhit.DECERR</p><p>#Cover.IOAIU.MultipleAddrhit.DECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>Check that on detection of DECERR, ErrVld=1, and IRQ_UC,ErrType and ErrInfo are set as follows:</p><p>DEC: ErrType=0x7,</p><p>ErrInfo </p><p>[3:0] – Type<br/>o 4’b0001: Multiple address hit<br/>• [5:4] – Command Type<br/>o 2’b00: Read<br/>o 2’b01: Write<br/>o 2'b1x: Not used, reserved<br/>• [7:6] - Reserved (set to zero)<br/>• [19:8] – Transaction ID/AxID1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0001: Multiple address hit</p></td><td class="confluenceTd"><p>#Check.IOAIU.MultipleAddrhit.ErrVld</p><p>#Check.IOAIU.MultipleAddrhit.ErrType</p><p>#Check.IOAIU.MultipleAddrhit.ErrInfo</p><p>#Check.IOAIU.MultipleAddrhit.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_csr_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.12">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="948e99b8-7fee-4717-ab2b-010db6a28ed0" class="confluenceTable"><colgroup><col style="width: 331.0px;"/><col style="width: 222.0px;"/><col style="width: 290.0px;"/><col style="width: 284.0px;"/><col style="width: 137.0px;"/><col style="width: 84.0px;"/><col style="width: 135.0px;"/><col style="width: 161.0px;"/><col style="width: 137.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>testcase Name </strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>csr_addr_region_overlap_test</p></td><td class="confluenceTd"><p>Overlap the memmory region </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>4’b0001: Multiple address hit</p></td><td class="confluenceTd"><p>#Test.IOAIU.MultipleAddrhit.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-Illegalsecurityaccess">Illegal security access</h2><h3 id="ErrorScenarios-StimulusDescription.12">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="2e578e80-fa0e-4ed1-bbcf-c56d0bb7bc0f" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 151.0px;"/><col style="width: 152.0px;"/><col style="width: 117.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Illegal CSR Access Format</p></td><td class="confluenceTd"><p>If the target is decoded as 32-bit CSR DII, and the following requirements are not met</p><p>o 4 Byte</p><p>o Size-aligned</p><p>o EndPoint order</p><p /></td><td class="confluenceTd"><p>Test1: Create a transaction routed to 32-bit DII that is not 4 Byte</p><p>Test2: Create a transaction routed to 32-bit DII that is not size-aligned</p><p>Test3: Create a transaction routed to 32-bit DII that is not End-point Order</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0010: Illegal CSR access format</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.IllegalCSRaccess.DECERR</p><p /></td><td class="confluenceTd"><p>axi_seq.sv</p><p>addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Add the other DECERR scenarios to this Section.</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.19">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e3edb738-b8c3-4de8-a188-aefabf6372ea" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover and Check that for Illegal DII access type RTL should send DECERR on nativeInterface </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0010: Illegal CSR access format</p></td><td class="confluenceTd"><p>#Check.IOAIU.IllegalCSRaccess.DECERR</p><p>#Cover.IOAIU.IllegalCSRaccess.DECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>Check that on detection of DECERR, ErrVld=1, and IRQ_UC,ErrType and ErrInfo are set as follows:</p><p>DEC: ErrType=0x7,</p><p>ErrInfo </p><p>[3:0] – Type<br/>o 4’b0010: Illegal CSR access format</p><ul><li><p>[5:4] – Command Type</p></li></ul><p>o 2’b00: Read<br/>o 2’b01: Write<br/>o 2'b1x: Not used, reserved</p><ul><li><p>[7:6] - Reserved (set to zero)</p></li><li><p>[19:8] – Transaction ID/AxID1</p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0010: Illegal CSR access format</p></td><td class="confluenceTd"><p>#Check.IOAIU.IllegalCSRaccess.ErrVld</p><p>#Check.IOAIU.IllegalCSRaccess.ErrType</p><p>#Check.IOAIU.IllegalCSRaccess.ErrInfo</p><p>#Check.IOAIU.IllegalCSRaccess.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_csr_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.13">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="55c3bfab-4993-4909-9473-01cdc204d4df" class="confluenceTable"><colgroup><col style="width: 331.0px;"/><col style="width: 306.0px;"/><col style="width: 162.0px;"/><col style="width: 284.0px;"/><col style="width: 137.0px;"/><col style="width: 84.0px;"/><col style="width: 135.0px;"/><col style="width: 161.0px;"/><col style="width: 137.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Testcase Name</strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>csr_access_via_native_if</p></td><td class="confluenceTd"><p>Test1: Create a transaction routed to 32-bit DII that is not 4 Byte</p><p>Test2: Create a transaction routed to 32-bit DII that is not size-aligned</p><p>Test3: Create a transaction routed to 32-bit DII that is not End-point Orde</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0010: Illegal CSR access format</p></td><td class="confluenceTd"><p>#Test.IOAIU.IllegalCSRaccess.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="ErrorScenarios-Illegalsecurityaccess.1">Illegal security access</h2><h3 id="ErrorScenarios-StimulusDescription.13">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="a93935ad-b707-4d7d-9e9c-3769f66c616d" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 151.0px;"/><col style="width: 152.0px;"/><col style="width: 117.0px;"/><col style="width: 124.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Illegal security access</p></td><td class="confluenceTd"><p>generate secure address on non secure region using below plusarg “+all_gpra_secure“</p><p /></td><td class="confluenceTd"><p>generate secure address on non secure region using below plusarg “+all_gpra_secure“</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0100: Illegal security access</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.IllegalSecurityAccess.DECERR</p><p /></td><td class="confluenceTd"><p>axi_seq.sv</p><p>addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Add the other DECERR scenarios to this Section.</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.20">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="018ba19b-4732-40dc-87a1-6e104026d593" class="confluenceTable"><colgroup><col style="width: 286.0px;"/><col style="width: 327.0px;"/><col style="width: 250.0px;"/><col style="width: 121.0px;"/><col style="width: 74.0px;"/><col style="width: 119.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover and Check that for Illegal DII access type RTL should send DECERR on nativeInterface </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0100: Illegal security access</p></td><td class="confluenceTd"><p>#Check.IOAIU.IllegalSecurityAccess.DECERR</p><p>#Cover.IOAIU.IllegalSecurityAccess.DECERR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>Check that on detection of DECERR, ErrVld=1, and IRQ_UC,ErrType and ErrInfo are set as follows:</p><p>DEC: ErrType=0x7,</p><p>ErrInfo </p><p>[3:0] – Type<br/>o 4’b0100: Illegal security access</p><ul><li><p>[5:4] – Command Type</p></li></ul><p>o 2’b00: Read<br/>o 2’b01: Write<br/>o 2'b1x: Not used, reserved</p><ul><li><p>[7:6] - Reserved (set to zero)</p></li><li><p>[19:8] – Transaction ID/AxID1</p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0100: Illegal security access</p></td><td class="confluenceTd"><p>#Check.IOAIU.IllegalSecurityAccess.ErrVld</p><p>#Check.IOAIU.IllegalSecurityAccess.ErrType</p><p>#Check.IOAIU.IllegalSecurityAccess.ErrInfo</p><p>#Check.IOAIU.IllegalSecurityAccess.IRQ_UC</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_csr_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.14">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="48dae882-9854-459b-b0f8-f18d30ef4616" class="confluenceTable"><colgroup><col style="width: 331.0px;"/><col style="width: 216.0px;"/><col style="width: 296.0px;"/><col style="width: 284.0px;"/><col style="width: 137.0px;"/><col style="width: 84.0px;"/><col style="width: 135.0px;"/><col style="width: 161.0px;"/><col style="width: 137.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Testcase Name</strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>random_traffic_all_gpra_secure</p></td><td class="confluenceTd"><p>generate secure address on non secure region</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>o 4’b0100: Illegal security access</p></td><td class="confluenceTd"><p>#Test.IOAIU.IllegalSecurityAccess.DECERR</p><p /><p /></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-ConfigurationError">Configuration Error</h1><h3 id="ErrorScenarios-StimulusDescription.14">Stimulus Description</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="4b394357-27d1-4909-aa9a-ff0b0757d4c2" class="confluenceTable"><colgroup><col style="width: 238.0px;"/><col style="width: 150.0px;"/><col style="width: 167.0px;"/><col style="width: 168.0px;"/><col style="width: 130.0px;"/><col style="width: 137.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Unconnected DCE with coherent commands.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><ul><li><p>Randomize DCE connectivity input to AIU unit.</p></li><li><p>Set SofErrDetEn and SofErrIntEn to 1.</p></li><li><p>Issue coherent Reads/Write/Dataless/Atomic/StashOnce/DVM transactions to the Unconnected DCE.</p></li></ul></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.Connectivity.UnconnectedDce</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Unconnected DMI with non-coherent commands.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><ul><li><p>Randomize DMI connectivity input to AIU unit.</p></li><li><p>Set SofErrDetEn  and SofErrIntEn to 1.</p></li><li><p>Issue non-coherent Reads/Write/Dataless/Atomic transactions + StashOnce/DVM to the Unconnected DMI. </p></li></ul></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.Connectivity.UnconnectedDmi</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Unconnected DII with non-coherent commands.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><ul><li><p>Randomize DII connectivity input to AIU unit.</p></li><li><p>Set SofErrDetEn and SofErrIntEn to 1.</p></li><li><p>Issue non-coherent Reads/Write/Dataless/Atomic transactions + stashOnce/DVM commands to the Unconnected DII.</p></li></ul></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.Connectivity.RandUnconnectedDceDmiDii</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>No Credits Configured</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><ul><li><p>Program Zero credits to Random connected (DMI/DCE/DII)and issue read commands</p></li><li><p>Set SofErrDetEn and SofErrIntEn to 1.</p></li></ul></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.NoCreditsConfigured</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Functionalcheckandcoverage.21">Functional check and coverage </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="afc9ed2d-02a3-49c4-8787-8e72844dff3f" class="confluenceTable"><colgroup><col style="width: 361.0px;"/><col style="width: 408.0px;"/><col style="width: 312.0px;"/><col style="width: 156.0px;"/><col style="width: 87.0px;"/><col style="width: 148.0px;"/><col style="width: 177.0px;"/><col style="width: 151.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>When IO req transaction is issued to unconnected DCE/DMI/DII ensure Error information is logged and interrupt is generated.</p><ul><li><p>Poll CAIUUESR_ErrVld to assert.</p></li><li><p>Compare <strong>ErrInfo</strong>. </p><ul><li><p>[3:0] – 4’b0001: No credits configured for access, 4’b0010: unconnected DMI unit access, 4’b0011: unconnected DII unit access, 4’b0011: unconnected DCE unit access.</p><ul><li><p>[15:4] – Reserved</p></li></ul></li></ul></li><li><p>Compare <strong>ErrType Code = 0xC.</strong>  </p></li><li><p><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrWord, CAIUUELR0.ErrWay, CAIUUELR0.ErrEntry} = Transaction address</strong></p></li><li><p>Make sure <strong>IRQ_UC </strong>is asserted.</p></li></ul><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Check.IOAIU.Software.ErrorLogging</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>The coverage is covered in the following section<br/>Uncorrectable Error Status Register</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Cover.IOAIU.Software.Errortype.Errorinfo</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="ErrorScenarios-Directed/RandomTestcase.15">Directed/Random Testcase</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7e5bb2ef-ac11-40ca-b1d8-d5c25259771b" class="confluenceTable"><colgroup><col style="width: 331.0px;"/><col style="width: 216.0px;"/><col style="width: 296.0px;"/><col style="width: 284.0px;"/><col style="width: 137.0px;"/><col style="width: 84.0px;"/><col style="width: 135.0px;"/><col style="width: 161.0px;"/><col style="width: 137.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Testcase Name</strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>connectivity_dce_check_all_coh_cmd_type </p></td><td class="confluenceTd"><p>Unconnected DCE with coherent commands.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.Unconnected.DCE</p></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>connectivity_dmi_check_all_coh_cmd_type</p></td><td class="confluenceTd"><p>Unconnected DMI with coherent commands.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.Unconnected.DMI</p></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>connectivity_dii_check_non_coh_cmd_type</p></td><td class="confluenceTd"><p>Unconnected DII with non-coherent commands.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.Unconnected.DII</p></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>sw_credits_mgmt_zero_credit_err</p></td><td class="confluenceTd"><p>Program Zero credits to Random connected (DMI/DCE/DII)and issue read commands</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Test.IOAIU.Credit.Err</p></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="ErrorScenarios-Configs">Configs</h1><div class="table-wrap"><table data-table-width="1749" data-layout="default" data-local-id="ac091ba5-33b4-4b93-85cd-a9e801f6d2b9" class="confluenceTable"><colgroup><col style="width: 1749.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p>ioc</p></td></tr><tr><td class="confluenceTd"><p>ioc_4c</p></td></tr><tr><td class="confluenceTd"><p>ace</p></td></tr><tr><td class="confluenceTd"><p>ace_lite</p></td></tr><tr><td class="confluenceTd"><p>ace_lite_e</p></td></tr><tr><td class="confluenceTd"><p>axi</p></td></tr></tbody></table></div>