#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  2 23:30:20 2023
# Process ID: 19276
# Current directory: C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1760 C:\Users\lenovo\Desktop\2022_hardware _synthesis\step_into_mips\lab_4\lab_4.xpr
# Log file: C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/vivado.log
# Journal file: C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.xpr}
INFO: [Project 1-313] Project file moved from 'E:/System_skills/Labs/lab4/lab_4' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/testbench_behav.wcfg', nor could it be found using path 'E:/System_skills/Labs/lab4/lab_4/testbench_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci', nor could it be found using path 'E:/System_skills/Labs/lab4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci', nor could it be found using path 'E:/System_skills/Labs/lab4/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'inst_mem_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'data_mem_synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files', nor could it be found using path 'E:/System_skills/Labs/lab4/lab_4/lab_4.ip_user_files'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'inst_mem'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'data_mem'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [Project 1-230] Project 'lab_4.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 871.512 ; gain = 228.234
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/data_mem.xci}}
WARNING: [IP_Flow 19-2162] IP 'data_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'data_mem' (customized with software release 2017.3) has a different revision in the IP Catalog.
export_ip_user_files -of_objects  [get_files  {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/data_mem.xci}}] -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}
WARNING: [IP_Flow 19-2162] IP 'inst_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'inst_mem' (customized with software release 2017.3) has a different revision in the IP Catalog.
export_ip_user_files -of_objects  [get_files  {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}] -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci}}] -no_script -reset -force -quiet
remove_files  -fileset data_mem {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci' from fileset 'data_mem' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci}}] -no_script -reset -force -quiet
remove_files  -fileset inst_mem {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci' from fileset 'inst_mem' to fileset 'sources_1'.
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  inst_mem] -log ip_upgrade.log
Upgrading 'inst_mem'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'inst_mem'. No COE file loaded
. Restoring to an old valid value of 'false'
INFO: [IP_Flow 19-3422] Upgraded inst_mem (Block Memory Generator 8.4) from revision 0 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'inst_mem' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips inst_mem] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}]
launch_runs -jobs 6 inst_mem_synth_1
[Mon Jan  2 23:34:15 2023] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}] -directory {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  data_mem] -log ip_upgrade.log
Upgrading 'data_mem'
INFO: [IP_Flow 19-3422] Upgraded data_mem (Block Memory Generator 8.4) from revision 0 to revision 4
WARNING: [IP_Flow 19-4706] Upgraded port 'addra' width 16 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'dina' width 32 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'douta' width 32 differs from original width 16
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ena'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'data_mem'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'data_mem' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips data_mem] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/data_mem.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem'...
catch { config_ip_cache -export [get_ips -all data_mem] }
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/data_mem.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/data_mem.xci}}]
launch_runs -jobs 6 data_mem_synth_1
[Mon Jan  2 23:34:32 2023] Launched data_mem_synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.runs/data_mem_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/data_mem.xci}}] -directory {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/lenovo/Desktop/coe/mipstest.coe] -no_script -reset -force -quiet
remove_files  c:/Users/lenovo/Desktop/coe/mipstest.coe
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/2022_hardware -notrace
couldn't read file "C:/Users/lenovo/Desktop/2022_hardware": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Jan  2 23:35:46 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/testbench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/testbench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.141 ; gain = 23.332
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.668 ; gain = 63.641
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/coe/mipstest.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/mipstest.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/coe/mipstest.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/coe/mipstest.coe' provided. It will be converted relative to IP Instance files '../../../coe/mipstest.coe'
generate_target all [get_files  {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.runs/inst_mem_synth_1

launch_runs -jobs 6 inst_mem_synth_1
[Mon Jan  2 23:36:57 2023] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/inst_mem.xci}}] -directory {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/rtl/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/testbench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/testbench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation succeeded
$stop called at time : 630 ns : File "C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/sim/testbench.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1155.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  2 23:39:24 2023...
