!SESSION 2020-08-20 20:40:20.248 -----------------------------------------------
eclipse.buildId=2016.1
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-20 20:40:30.823
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:40:31.089
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:40:31.089
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:40:31.766
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:40:31.766
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'
!SESSION 2020-08-20 20:42:00.141 -----------------------------------------------
eclipse.buildId=2016.1
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-20 20:42:01.700
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:42:01.950
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:42:01.950
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:42:02.516
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:42:02.516
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'
!SESSION 2020-08-20 20:43:53.478 -----------------------------------------------
eclipse.buildId=2016.1
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-20 20:43:54.964
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:43:55.208
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:43:55.208
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:43:55.756
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:43:55.756
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'
!SESSION 2020-08-20 20:44:05.230 -----------------------------------------------
eclipse.buildId=2016.1
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-20 20:44:26.213
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:44:26.401
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:44:26.401
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2020-08-20 20:44:26.925
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-08-20 20:44:26.925
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:34.496
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:34.496
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:34.511
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:34.511
!MESSAGE XSCT Command: [setws E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:34.857
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:34.857
!MESSAGE XSCT command with result: [setws E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:39.325
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.066
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.066
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.082
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, {"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_can_0": {"hier_name": "ps7_can_0",
"type": "ps7_can",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.082
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.097
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos823_xilinx_v1_3": {"name": "freertos823_xilinx",
"version": "1.3",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_3",
},
"standalone_v6_1": {"name": "standalone",
"version": "6.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/bsp/standalone_v6_1",
},
},
"ps7_cortexa9_1": {"freertos823_xilinx_v1_3": {"name": "freertos823_xilinx",
"version": "1.3",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_3",
},
"standalone_v6_1": {"name": "standalone",
"version": "6.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/bsp/standalone_v6_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.097
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.113
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.113
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.113
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.113
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.113
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.129
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.129
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.129
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.301
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.301
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.332
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.347
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:44:41.363
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.620
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.620
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.635
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.635
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.635
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.635
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.635
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.651
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.651
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.807
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.807
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.838
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.878
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.922
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.985
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:08.985
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.675
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.675
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.691
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.691
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.691
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.691
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.691
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.706
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.706
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.871
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.871
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.902
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.902
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:45:35.935
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/sinply/AppData/Local/Temp/temp1597927479310/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:26.412
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.527
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.559
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.559
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Aug 20 20:28:26 2020",
"vivado_version": "2016.4_sdx",
"part": "xc7z020clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.559
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.559
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, {"Conv_0": {"hier_name": "Conv_0",
"type": "Conv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"Pool_0": {"hier_name": "Pool_0",
"type": "Pool",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_mem_intercon_1": {"hier_name": "axi_mem_intercon_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.668
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.684
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_0], Result: [null, {"Conv_0_s_axi_AXILiteS": {"name": "Conv_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Pool_0_s_axi_AXILiteS": {"name": "Pool_0",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.715
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.746
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_0], Result: [null, {"Conv_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"CHin_V": {"description": "Data signal of CHin_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"CHin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of CHin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Hin_V": {"description": "Data signal of Hin_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"Hin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Hin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Win_V": {"description": "Data signal of Win_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"Win_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Win_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"CHout_V": {"description": "Data signal of CHout_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"CHout_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of CHout_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Kx_V": {"description": "Data signal of Kx_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"Kx_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Kx_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Ky_V": {"description": "Data signal of Ky_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"Ky_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Ky_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Sx_V": {"description": "Data signal of Sx_V",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"Sx_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Sx_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Sy_V": {"description": "Data signal of Sy_V",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"Sy_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Sy_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"mode_V": {"description": "Data signal of mode_V",
"address_offset": "80",
"access": "write-only",
"size": "32",
"fields": {"mode_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of mode_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"relu_en_V": {"description": "Data signal of relu_en_V",
"address_offset": "88",
"access": "write-only",
"size": "32",
"fields": {"relu_en_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of relu_en_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"feature_in": {"description": "Data signal of feature_in",
"address_offset": "96",
"access": "write-only",
"size": "32",
"fields": {"feature_in": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_in",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"W": {"description": "Data signal of W",
"address_offset": "104",
"access": "write-only",
"size": "32",
"fields": {"W": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of W",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"bias": {"description": "Data signal of bias",
"address_offset": "112",
"access": "write-only",
"size": "32",
"fields": {"bias": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of bias",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"feature_out": {"description": "Data signal of feature_out",
"address_offset": "120",
"access": "write-only",
"size": "32",
"fields": {"feature_out": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_out",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"Pool_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"CHin_V": {"description": "Data signal of CHin_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"CHin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of CHin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Hin_V": {"description": "Data signal of Hin_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"Hin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Hin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Win_V": {"description": "Data signal of Win_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"Win_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Win_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Kx_V": {"description": "Data signal of Kx_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"Kx_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Kx_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Ky_V": {"description": "Data signal of Ky_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"Ky_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Ky_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"mode_V": {"description": "Data signal of mode_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"mode_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Bit 1 to 0 Data signal of mode_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"feature_in": {"description": "Data signal of feature_in",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"feature_in": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_in",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"feature_out": {"description": "Data signal of feature_out",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"feature_out": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_out",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.746
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:27.777
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_1], Result: [null, {"Conv_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"CHin_V": {"description": "Data signal of CHin_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"CHin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of CHin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Hin_V": {"description": "Data signal of Hin_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"Hin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Hin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Win_V": {"description": "Data signal of Win_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"Win_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Win_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"CHout_V": {"description": "Data signal of CHout_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"CHout_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of CHout_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Kx_V": {"description": "Data signal of Kx_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"Kx_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Kx_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Ky_V": {"description": "Data signal of Ky_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"Ky_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Ky_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Sx_V": {"description": "Data signal of Sx_V",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"Sx_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Sx_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Sy_V": {"description": "Data signal of Sy_V",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"Sy_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Sy_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"mode_V": {"description": "Data signal of mode_V",
"address_offset": "80",
"access": "write-only",
"size": "32",
"fields": {"mode_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of mode_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"relu_en_V": {"description": "Data signal of relu_en_V",
"address_offset": "88",
"access": "write-only",
"size": "32",
"fields": {"relu_en_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Bit 0 to 0 Data signal of relu_en_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"feature_in": {"description": "Data signal of feature_in",
"address_offset": "96",
"access": "write-only",
"size": "32",
"fields": {"feature_in": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_in",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"W": {"description": "Data signal of W",
"address_offset": "104",
"access": "write-only",
"size": "32",
"fields": {"W": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of W",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"bias": {"description": "Data signal of bias",
"address_offset": "112",
"access": "write-only",
"size": "32",
"fields": {"bias": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of bias",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"feature_out": {"description": "Data signal of feature_out",
"address_offset": "120",
"access": "write-only",
"size": "32",
"fields": {"feature_out": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_out",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"Pool_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"CHin_V": {"description": "Data signal of CHin_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"CHin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of CHin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Hin_V": {"description": "Data signal of Hin_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"Hin_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Hin_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Win_V": {"description": "Data signal of Win_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"Win_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of Win_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Kx_V": {"description": "Data signal of Kx_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"Kx_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Kx_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"Ky_V": {"description": "Data signal of Ky_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"Ky_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of Ky_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"mode_V": {"description": "Data signal of mode_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"mode_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Bit 1 to 0 Data signal of mode_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"feature_in": {"description": "Data signal of feature_in",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"feature_in": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_in",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"feature_out": {"description": "Data signal of feature_out",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"feature_out": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of feature_out",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.617
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.617
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos823_xilinx_v1_3": {"name": "freertos823_xilinx",
"version": "1.3",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_3",
},
"standalone_v6_1": {"name": "standalone",
"version": "6.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/bsp/standalone_v6_1",
},
},
"ps7_cortexa9_1": {"freertos823_xilinx_v1_3": {"name": "freertos823_xilinx",
"version": "1.3",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_3",
},
"standalone_v6_1": {"name": "standalone",
"version": "6.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/bsp/standalone_v6_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.632
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.632
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.632
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.632
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.632
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.648
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.648
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.648
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.648
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.804
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.820
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.835
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.835
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.860
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.899
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.914
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.914
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.914
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.914
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.946
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.946
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.946
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.946
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.946
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:28.946
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.117
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.117
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.149
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.149
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.164
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.164
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.180
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.180
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:29.196
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.451
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.451
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.466
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.466
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.482
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.482
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.952
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:39.952
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.248
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.248
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.451
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.451
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.466
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.482
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.656
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:40.660
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:43.717
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:43.717
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:43.857
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:43.867
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:43.959
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:43.959
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:44.313
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:44.328
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:44.484
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:44.484
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:44.627
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:44.642
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.001
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.001
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.142
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.142
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.501
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.501
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.658
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:45.660
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.270
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.270
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.426
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.426
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.566
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.566
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.707
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.707
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.832
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:49.832
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:50.238
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:50.253
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:50.566
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:50.581
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.452
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.452
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.593
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.593
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.738
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.738
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.959
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:52.973
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:53.121
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:53.121
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:53.413
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:53.413
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:53.569
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:53.584
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:57.066
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -sw cnn_design_bsp -dir E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp -processor ps7_cortexa9_0 -os standalone -app hello_world], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:57.097
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -sw cnn_design_bsp -dir E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp -processor ps7_cortexa9_0 -os standalone -app hello_world], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:57.253
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:57.253
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:57.253
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:57.269
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:46:57.269
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:00.153
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.247
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.262
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.278
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.278
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.278
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.294
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.294
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.294
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.294
!MESSAGE XSCT Command: [::hsi::utils::opensw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.294
!MESSAGE XSCT command with result: [::hsi::utils::opensw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.294
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.373
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf -sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design/src], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.639
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.654
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.654
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.654
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.654
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.654
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf ps7_cortexa9_0], Result: [null, Conv_0 Pool_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.670
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.670
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"Conv_0": {"name": "Conv",
"ver": "1.0",
},
"Pool_0": {"name": "Pool",
"ver": "1.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.3",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.4",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.5",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.3",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.3",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.670
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.748
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf], Result: [null, {"Conv_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"Conv_v1_0": {"name": "Conv",
"version": "1.0",
"repo": "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/drivers/Conv_v1_0",
},
},
},
"Pool_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"Pool_v1_0": {"name": "Pool",
"version": "1.0",
"repo": "E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/drivers/Pool_v1_0",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_mem_intercon_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_3": {"name": "uartps",
"version": "3.3",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_3",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_3": {"name": "cpu_cortexa9",
"version": "2.3",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_3",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_3": {"name": "cpu_cortexa9",
"version": "2.3",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_3",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_1": {"name": "sdps",
"version": "3.1",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_1",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_4": {"name": "devcfg",
"version": "3.4",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_4",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_2": {"name": "xadcps",
"version": "2.2",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_2",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_3": {"name": "coresightps_dcc",
"version": "1.3",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_3",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v3_5": {"name": "scugic",
"version": "3.5",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v3_5",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/ProgramData/Xilinx/SDx/2016.4/SDK/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.810
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.810
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.810
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.810
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.810
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.826
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.889
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:01.889
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.672
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.672
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.672
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.672
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.688
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.688
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.750
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:02.750
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2020-08-20 20:47:03.110
!MESSAGE Indexed 'cnn_design' (2 sources, 35 headers) in 0.453 sec: 1,223 declarations; 1,939 references; 0 unresolved inclusions; 1 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-08-20 20:47:03.874
!MESSAGE Indexed 'cnn_design_bsp' (93 sources, 61 headers) in 0.749 sec: 3,195 declarations; 18,636 references; 45 unresolved inclusions; 4 syntax errors; 51 unresolved names (0.23%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.820
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.820
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.820
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.820
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.820
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.836
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.836
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.836
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.836
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.836
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn/system.hdf E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, {"Conv_0": {"name": "Conv",
"ver": "1.0",
},
"Pool_0": {"name": "Pool",
"ver": "1.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.3",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.4",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.5",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.1",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.3",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.3",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.836
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-20 20:47:05.836
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/design.sdk/cnn_design_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-20 20:47:20.563
!MESSAGE Executed Webtalk command
