{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696115281409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696115281409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 17:08:00 2023 " "Processing started: Sat Sep 30 17:08:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696115281409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115281409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPWM_60 -c SPWM_60 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPWM_60 -c SPWM_60" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115281410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696115283458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696115283458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem2 " "Found entity 1: mem2" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contador1.v(25) " "Verilog HDL information at contador1.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696115307303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador1.v 1 1 " "Found 1 design units, including 1 entities, in source file contador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador1 " "Found entity 1: contador1" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal.v 1 1 " "Found 1 design units, including 1 entities, in source file signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal " "Found entity 1: signal" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Incrementador " "Found entity 1: Incrementador" {  } { { "Incrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Incrementador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementador.v 1 1 " "Found 1 design units, including 1 entities, in source file decrementador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementador " "Found entity 1: Decrementador" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/Users/rraul/Documents/SPWM/division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.v" "" { Text "C:/Users/rraul/Documents/SPWM/multiplicacion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115307347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115307347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividendo TopLevel.v(69) " "Verilog HDL Implicit Net warning at TopLevel.v(69): created implicit net for \"dividendo\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115307347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divisor TopLevel.v(70) " "Verilog HDL Implicit Net warning at TopLevel.v(70): created implicit net for \"divisor\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115307347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultado TopLevel.v(71) " "Verilog HDL Implicit Net warning at TopLevel.v(71): created implicit net for \"resultado\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115307347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res_inc TopLevel.v(75) " "Verilog HDL Implicit Net warning at TopLevel.v(75): created implicit net for \"res_inc\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115307347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res_dec TopLevel.v(76) " "Verilog HDL Implicit Net warning at TopLevel.v(76): created implicit net for \"res_dec\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115307347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696115308108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal signal:inst_signal " "Elaborating entity \"signal\" for hierarchy \"signal:inst_signal\"" {  } { { "TopLevel.v" "inst_signal" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115308281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 signal.v(29) " "Verilog HDL assignment warning at signal.v(29): truncated value with size 32 to match size of target (10)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308301 "|TopLevel|signal:inst_signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conteo signal.v(34) " "Verilog HDL Always Construct warning at signal.v(34): inferring latch(es) for variable \"conteo\", which holds its previous value in one or more paths through the always construct" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696115308301 "|TopLevel|signal:inst_signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bits_maximo signal.v(15) " "Output port \"bits_maximo\" at signal.v(15) has no driver" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696115308302 "|TopLevel|signal:inst_signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "modo_signal signal.v(11) " "Output port \"modo_signal\" at signal.v(11) has no driver" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696115308303 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[0\] signal.v(34) " "Inferred latch for \"conteo\[0\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308303 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[1\] signal.v(34) " "Inferred latch for \"conteo\[1\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308303 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[2\] signal.v(34) " "Inferred latch for \"conteo\[2\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308303 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[3\] signal.v(34) " "Inferred latch for \"conteo\[3\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308304 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[4\] signal.v(34) " "Inferred latch for \"conteo\[4\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308304 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[5\] signal.v(34) " "Inferred latch for \"conteo\[5\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308304 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[6\] signal.v(34) " "Inferred latch for \"conteo\[6\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308304 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[7\] signal.v(34) " "Inferred latch for \"conteo\[7\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308304 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[8\] signal.v(34) " "Inferred latch for \"conteo\[8\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308304 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[9\] signal.v(34) " "Inferred latch for \"conteo\[9\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115308304 "|TopLevel|signal:inst_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem2 mem2:inst_mem2 " "Elaborating entity \"mem2\" for hierarchy \"mem2:inst_mem2\"" {  } { { "TopLevel.v" "inst_mem2" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115308764 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.data_a 0 mem2.v(9) " "Net \"mem2.data_a\" at mem2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696115308765 "|TopLevel|mem2:inst_mem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.waddr_a 0 mem2.v(9) " "Net \"mem2.waddr_a\" at mem2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696115308765 "|TopLevel|mem2:inst_mem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.we_a 0 mem2.v(9) " "Net \"mem2.we_a\" at mem2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696115308765 "|TopLevel|mem2:inst_mem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Incrementador Incrementador:inst_inc " "Elaborating entity \"Incrementador\" for hierarchy \"Incrementador:inst_inc\"" {  } { { "TopLevel.v" "inst_inc" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115308766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Incrementador.v(38) " "Verilog HDL assignment warning at Incrementador.v(38): truncated value with size 32 to match size of target (11)" {  } { { "Incrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Incrementador.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308768 "|TopLevel|Incrementador:inst_inc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Incrementador.v(41) " "Verilog HDL assignment warning at Incrementador.v(41): truncated value with size 32 to match size of target (15)" {  } { { "Incrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Incrementador.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308768 "|TopLevel|Incrementador:inst_inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementador Decrementador:inst_dec " "Elaborating entity \"Decrementador\" for hierarchy \"Decrementador:inst_dec\"" {  } { { "TopLevel.v" "inst_dec" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115308770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Decrementador.v(37) " "Verilog HDL assignment warning at Decrementador.v(37): truncated value with size 32 to match size of target (11)" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308771 "|TopLevel|Decrementador:inst_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Decrementador.v(40) " "Verilog HDL assignment warning at Decrementador.v(40): truncated value with size 32 to match size of target (14)" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308771 "|TopLevel|Decrementador:inst_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Decrementador.v(41) " "Verilog HDL assignment warning at Decrementador.v(41): truncated value with size 32 to match size of target (15)" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308771 "|TopLevel|Decrementador:inst_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador1 contador1:inst_contador1 " "Elaborating entity \"contador1\" for hierarchy \"contador1:inst_contador1\"" {  } { { "TopLevel.v" "inst_contador1" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115308773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contador1.v(29) " "Verilog HDL assignment warning at contador1.v(29): truncated value with size 32 to match size of target (11)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308773 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador1.v(33) " "Verilog HDL assignment warning at contador1.v(33): truncated value with size 32 to match size of target (14)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308774 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contador1.v(73) " "Verilog HDL assignment warning at contador1.v(73): truncated value with size 32 to match size of target (11)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308775 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador1.v(77) " "Verilog HDL assignment warning at contador1.v(77): truncated value with size 32 to match size of target (14)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115308775 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_incrementos\[16\] " "Net \"conteo_incrementos\[16\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_incrementos\[16\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115309046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_incrementos\[15\] " "Net \"conteo_incrementos\[15\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_incrementos\[15\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115309046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_incrementos\[14\] " "Net \"conteo_incrementos\[14\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_incrementos\[14\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115309046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_decrementos\[16\] " "Net \"conteo_decrementos\[16\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_decrementos\[16\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115309046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_decrementos\[15\] " "Net \"conteo_decrementos\[15\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_decrementos\[15\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115309046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_decrementos\[14\] " "Net \"conteo_decrementos\[14\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_decrementos\[14\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115309046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1696115309046 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem2:inst_mem2\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem2:inst_mem2\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SPWM_60.ram0_mem2_392d20.hdl.mif " "Parameter INIT_FILE set to db/SPWM_60.ram0_mem2_392d20.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115312501 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696115312501 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696115312501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem2:inst_mem2\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"mem2:inst_mem2\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115313560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem2:inst_mem2\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"mem2:inst_mem2\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15360 " "Parameter \"NUMWORDS_A\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SPWM_60.ram0_mem2_392d20.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SPWM_60.ram0_mem2_392d20.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115313604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696115313604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve61 " "Found entity 1: altsyncram_ve61" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115314194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115314194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115314246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115314246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cob " "Found entity 1: mux_cob" {  } { { "db/mux_cob.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/mux_cob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115314304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115314304 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696115328169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696115330443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rraul/Documents/SPWM/output_files/SPWM_60.map.smsg " "Generated suppressed messages file C:/Users/rraul/Documents/SPWM/output_files/SPWM_60.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115335169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696115338358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115338358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696115341986 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696115341986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696115341986 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696115341986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696115341986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696115342070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 17:09:02 2023 " "Processing ended: Sat Sep 30 17:09:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696115342070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696115342070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696115342070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115342070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696115360203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696115360205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 17:09:19 2023 " "Processing started: Sat Sep 30 17:09:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696115360205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696115360205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPWM_60 -c SPWM_60 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPWM_60 -c SPWM_60" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696115360205 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696115360915 ""}
{ "Info" "0" "" "Project  = SPWM_60" {  } {  } 0 0 "Project  = SPWM_60" 0 0 "Fitter" 0 0 1696115360916 ""}
{ "Info" "0" "" "Revision = SPWM_60" {  } {  } 0 0 "Revision = SPWM_60" 0 0 "Fitter" 0 0 1696115360916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696115361175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696115361176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPWM_60 EP4CE6E22C8L " "Selected device EP4CE6E22C8L for design \"SPWM_60\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696115361186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696115361243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696115361244 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696115361392 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696115361398 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8L " "Device EP4CE10E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696115366815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I8L " "Device EP4CE10E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696115366815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I8L " "Device EP4CE6E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696115366815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8L " "Device EP4CE15E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696115366815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I8L " "Device EP4CE15E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696115366815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8L " "Device EP4CE22E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696115366815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I8L " "Device EP4CE22E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696115366815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696115366815 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696115367680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696115367680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696115367680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696115367680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696115367680 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696115367680 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696115367753 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1696115367842 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1696115378766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPWM_60.sdc " "Synopsys Design Constraints File file not found: 'SPWM_60.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696115378874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696115379450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_signal\|conteo\[0\]~0\|combout " "Node \"inst_signal\|conteo\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696115379452 ""} { "Warning" "WSTA_SCC_NODE" "inst_signal\|conteo\[0\]~0\|datac " "Node \"inst_signal\|conteo\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696115379452 ""}  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696115379452 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115379847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1696115379847 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1696115379852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696115379927 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696115380208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a0 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 42 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a1 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a2 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a3 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 105 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a4 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 126 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a5 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 147 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a6 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 168 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a7 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a8 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 210 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a9 " "Destination node mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 231 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1696115382274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696115382274 ""}  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696115382274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal:inst_signal\|LessThan0~2  " "Automatically promoted node signal:inst_signal\|LessThan0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696115382275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:inst_signal\|conteo\[0\]~0 " "Destination node signal:inst_signal\|conteo\[0\]~0" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696115382275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696115382275 ""}  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696115382275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696115384020 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696115384021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696115384022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696115384023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696115384024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696115384025 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696115384025 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696115384026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696115384098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696115384099 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696115384099 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_data\[10\] " "Node \"output_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696115385050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_data\[11\] " "Node \"output_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696115385050 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1696115385050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696115385100 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696115386548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696115388991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696115390348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696115391292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696115394040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696115394040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696115400121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/rraul/Documents/SPWM/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696115406800 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696115406800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696115409196 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696115409196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696115409200 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.74 " "Total time spent on timing analysis during the Fitter is 1.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696115410575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696115410839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696115412270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696115412270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696115413813 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696115415226 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696115417036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rraul/Documents/SPWM/output_files/SPWM_60.fit.smsg " "Generated suppressed messages file C:/Users/rraul/Documents/SPWM/output_files/SPWM_60.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696115420764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5494 " "Peak virtual memory: 5494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696115425521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 17:10:25 2023 " "Processing ended: Sat Sep 30 17:10:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696115425521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696115425521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696115425521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696115425521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696115440210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696115440211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 17:10:39 2023 " "Processing started: Sat Sep 30 17:10:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696115440211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696115440211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPWM_60 -c SPWM_60 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPWM_60 -c SPWM_60" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696115440211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696115441040 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696115441395 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696115441410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696115442325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 17:10:42 2023 " "Processing ended: Sat Sep 30 17:10:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696115442325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696115442325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696115442325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696115442325 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696115443042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696115446701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696115446702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 17:10:46 2023 " "Processing started: Sat Sep 30 17:10:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696115446702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696115446702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPWM_60 -c SPWM_60 " "Command: quartus_sta SPWM_60 -c SPWM_60" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696115446702 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696115447119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696115447352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696115447353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115447411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115447411 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1696115447568 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPWM_60.sdc " "Synopsys Design Constraints File file not found: 'SPWM_60.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696115447695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115447695 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696115447696 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " "create_clock -period 1.000 -name mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696115447696 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115447696 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_signal\|conteo\[0\]~0\|combout " "Node \"inst_signal\|conteo\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696115447697 ""} { "Warning" "WSTA_SCC_NODE" "inst_signal\|conteo\[0\]~0\|datac " "Node \"inst_signal\|conteo\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696115447697 ""}  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1696115447697 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115447699 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696115447699 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1696115447700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115447700 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696115447700 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696115448197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696115448454 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696115448454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.264 " "Worst-case setup slack is -11.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115448616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115448616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.264            -100.178 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "  -11.264            -100.178 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115448616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.936            -759.505 clk  " "  -10.936            -759.505 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115448616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115448616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "    0.340               0.000 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 clk  " "    0.496               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115449146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115449167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115449175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -299.849 clk  " "   -4.000            -299.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545             -15.359 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.545             -15.359 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115449297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115449297 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696115450693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696115450737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696115451241 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115451571 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696115451571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115451572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696115451741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696115451741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.521 " "Worst-case setup slack is -10.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.521             -93.777 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "  -10.521             -93.777 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.142            -728.585 clk  " "  -10.142            -728.585 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115451750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "    0.366               0.000 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk  " "    0.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115451760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115451767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115451778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -299.849 clk  " "   -4.000            -299.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501             -13.811 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.501             -13.811 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115451782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115451782 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696115451848 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[4\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[5\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[7\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout " "Cell: inst_mem2\|mem2_rtl_0\|auto_generated\|mux2\|result_node\[9\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696115452031 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696115452031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696115452032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696115452034 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696115452034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.429 " "Worst-case setup slack is -5.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.429             -47.731 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -5.429             -47.731 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.224            -365.096 clk  " "   -5.224            -365.096 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115452135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "    0.172               0.000 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk  " "    0.286               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115452542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115452549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696115452555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -301.524 clk  " "   -4.000            -301.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -3.348 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\]  " "   -0.172              -3.348 mem2:inst_mem2\|altsyncram:mem2_rtl_0\|altsyncram_ve61:auto_generated\|address_reg_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696115452563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696115452563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696115454201 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696115454344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696115456607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 17:10:56 2023 " "Processing ended: Sat Sep 30 17:10:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696115456607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696115456607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696115456607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696115456607 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696115459166 ""}
