[13:16:14.486] <TB1>     INFO: *** Welcome to pxar ***
[13:16:14.486] <TB1>     INFO: *** Today: 2016/05/24
[13:16:14.492] <TB1>     INFO: *** Version: b2a7-dirty
[13:16:14.492] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C15.dat
[13:16:14.493] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:16:14.493] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//defaultMaskFile.dat
[13:16:14.493] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters_C15.dat
[13:16:14.571] <TB1>     INFO:         clk: 4
[13:16:14.571] <TB1>     INFO:         ctr: 4
[13:16:14.571] <TB1>     INFO:         sda: 19
[13:16:14.571] <TB1>     INFO:         tin: 9
[13:16:14.571] <TB1>     INFO:         level: 15
[13:16:14.571] <TB1>     INFO:         triggerdelay: 0
[13:16:14.571] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:16:14.571] <TB1>     INFO: Log level: DEBUG
[13:16:14.581] <TB1>     INFO: Found DTB DTB_WRECOM
[13:16:14.597] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:16:14.600] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:16:14.603] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:16:16.160] <TB1>     INFO: DUT info: 
[13:16:16.160] <TB1>     INFO: The DUT currently contains the following objects:
[13:16:16.160] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:16:16.160] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:16:16.160] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:16:16.160] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:16:16.160] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.160] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.161] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.161] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.161] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.161] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:16:16.161] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:16:16.162] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:16.163] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:16.170] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[13:16:16.170] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f95d70
[13:16:16.170] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f0a770
[13:16:16.170] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7feb3dd94010
[13:16:16.170] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7feb43fff510
[13:16:16.170] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7feb3dd94010
[13:16:16.171] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:16:16.172] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:16:16.172] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: -1.6 C
[13:16:16.172] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:16:16.573] <TB1>     INFO: enter 'restricted' command line mode
[13:16:16.573] <TB1>     INFO: enter test to run
[13:16:16.573] <TB1>     INFO:   test: FPIXTest no parameter change
[13:16:16.573] <TB1>     INFO:   running: fpixtest
[13:16:16.573] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:16:16.576] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:16:16.576] <TB1>     INFO: ######################################################################
[13:16:16.576] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:16:16.576] <TB1>     INFO: ######################################################################
[13:16:16.579] <TB1>     INFO: ######################################################################
[13:16:16.579] <TB1>     INFO: PixTestPretest::doTest()
[13:16:16.579] <TB1>     INFO: ######################################################################
[13:16:16.582] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:16.582] <TB1>     INFO:    PixTestPretest::programROC() 
[13:16:16.582] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:34.598] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:16:34.599] <TB1>     INFO: IA differences per ROC:  16.9 17.7 17.7 17.7 16.9 16.1 18.5 17.7 16.9 18.5 16.9 18.5 18.5 19.3 17.7 16.1
[13:16:34.668] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:34.668] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:16:34.668] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:34.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:16:34.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[13:16:34.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 23.7688 mA
[13:16:35.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 24.5687 mA
[13:16:35.174] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 23.7688 mA
[13:16:35.274] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 24.5687 mA
[13:16:35.374] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  82 Ia 24.5687 mA
[13:16:35.475] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 22.1688 mA
[13:16:35.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  91 Ia 26.1688 mA
[13:16:35.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  79 Ia 22.1688 mA
[13:16:35.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  90 Ia 25.3687 mA
[13:16:35.878] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  83 Ia 22.9688 mA
[13:16:35.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  89 Ia 24.5687 mA
[13:16:36.080] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[13:16:36.181] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[13:16:36.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 24.5687 mA
[13:16:36.401] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 24.5687 mA
[13:16:36.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 22.1688 mA
[13:16:36.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  89 Ia 26.9688 mA
[13:16:36.702] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  72 Ia 22.1688 mA
[13:16:36.803] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  83 Ia 25.3687 mA
[13:16:36.904] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  76 Ia 22.9688 mA
[13:16:36.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  82 Ia 24.5687 mA
[13:16:37.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 23.7688 mA
[13:16:37.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 22.9688 mA
[13:16:37.307] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[13:16:37.408] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  76 Ia 23.7688 mA
[13:16:37.509] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  77 Ia 22.9688 mA
[13:16:37.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 24.5687 mA
[13:16:37.710] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  81 Ia 24.5687 mA
[13:16:37.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 24.5687 mA
[13:16:37.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  77 Ia 23.7688 mA
[13:16:38.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  78 Ia 22.9688 mA
[13:16:38.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.7688 mA
[13:16:38.215] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 26.1688 mA
[13:16:38.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  73 Ia 22.1688 mA
[13:16:38.416] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  84 Ia 24.5687 mA
[13:16:38.518] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[13:16:38.618] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 25.3687 mA
[13:16:38.719] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  77 Ia 23.7688 mA
[13:16:38.820] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 23.7688 mA
[13:16:38.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  79 Ia 24.5687 mA
[13:16:39.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  77 Ia 22.1688 mA
[13:16:39.122] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  88 Ia 26.1688 mA
[13:16:39.223] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  76 Ia 22.1688 mA
[13:16:39.324] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 25.3687 mA
[13:16:39.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 24.5687 mA
[13:16:39.525] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 23.7688 mA
[13:16:39.626] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 24.5687 mA
[13:16:39.728] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[13:16:39.828] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 22.9688 mA
[13:16:39.929] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  90 Ia 24.5687 mA
[13:16:40.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  88 Ia 24.5687 mA
[13:16:40.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  86 Ia 24.5687 mA
[13:16:40.232] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 24.5687 mA
[13:16:40.333] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.7688 mA
[13:16:40.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 23.7688 mA
[13:16:40.534] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 24.5687 mA
[13:16:40.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  82 Ia 23.7688 mA
[13:16:40.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  83 Ia 23.7688 mA
[13:16:40.837] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 24.5687 mA
[13:16:40.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[13:16:41.039] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 23.7688 mA
[13:16:41.141] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  90 Ia 23.7688 mA
[13:16:41.243] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  91 Ia 24.5687 mA
[13:16:41.344] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  89 Ia 23.7688 mA
[13:16:41.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  90 Ia 24.5687 mA
[13:16:41.545] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  88 Ia 23.7688 mA
[13:16:41.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  89 Ia 24.5687 mA
[13:16:41.746] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  87 Ia 23.7688 mA
[13:16:41.847] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  88 Ia 23.7688 mA
[13:16:41.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  89 Ia 24.5687 mA
[13:16:42.048] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  87 Ia 24.5687 mA
[13:16:42.150] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[13:16:42.251] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[13:16:42.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[13:16:42.453] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 23.7688 mA
[13:16:42.554] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 24.5687 mA
[13:16:42.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  77 Ia 22.9688 mA
[13:16:42.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  83 Ia 25.3687 mA
[13:16:42.856] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  76 Ia 23.7688 mA
[13:16:42.957] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  77 Ia 23.7688 mA
[13:16:43.058] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  78 Ia 23.7688 mA
[13:16:43.159] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  79 Ia 23.7688 mA
[13:16:43.259] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  80 Ia 24.5687 mA
[13:16:43.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[13:16:43.461] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[13:16:43.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 25.3687 mA
[13:16:43.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  80 Ia 23.7688 mA
[13:16:43.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  81 Ia 23.7688 mA
[13:16:43.864] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  82 Ia 23.7688 mA
[13:16:43.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 23.7688 mA
[13:16:44.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  84 Ia 24.5687 mA
[13:16:44.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  82 Ia 23.7688 mA
[13:16:44.266] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  83 Ia 24.5687 mA
[13:16:44.367] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.7688 mA
[13:16:44.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 24.5687 mA
[13:16:44.569] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[13:16:44.670] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 25.3687 mA
[13:16:44.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 24.5687 mA
[13:16:44.871] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 22.9688 mA
[13:16:44.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  86 Ia 24.5687 mA
[13:16:45.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 23.7688 mA
[13:16:45.172] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[13:16:45.274] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 24.5687 mA
[13:16:45.374] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  81 Ia 23.7688 mA
[13:16:45.475] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  82 Ia 23.7688 mA
[13:16:45.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 23.7688 mA
[13:16:45.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 24.5687 mA
[13:16:45.779] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[13:16:45.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[13:16:45.980] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[13:16:46.080] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 24.5687 mA
[13:16:46.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 22.9688 mA
[13:16:46.283] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 24.5687 mA
[13:16:46.383] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 24.5687 mA
[13:16:46.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 23.7688 mA
[13:16:46.584] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  81 Ia 24.5687 mA
[13:16:46.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 23.7688 mA
[13:16:46.785] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 24.5687 mA
[13:16:46.886] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  78 Ia 22.9688 mA
[13:16:46.987] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[13:16:47.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 25.3687 mA
[13:16:47.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 23.7688 mA
[13:16:47.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 24.5687 mA
[13:16:47.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[13:16:47.491] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  82 Ia 24.5687 mA
[13:16:47.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 23.7688 mA
[13:16:47.693] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 23.7688 mA
[13:16:47.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  82 Ia 23.7688 mA
[13:16:47.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  83 Ia 24.5687 mA
[13:16:47.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  81 Ia 23.7688 mA
[13:16:48.097] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  82 Ia 23.7688 mA
[13:16:48.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[13:16:48.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.7688 mA
[13:16:48.400] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.5687 mA
[13:16:48.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[13:16:48.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 24.5687 mA
[13:16:48.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  77 Ia 23.7688 mA
[13:16:48.804] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[13:16:48.905] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 24.5687 mA
[13:16:49.005] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  77 Ia 22.9688 mA
[13:16:49.106] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  83 Ia 25.3687 mA
[13:16:49.207] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  76 Ia 22.9688 mA
[13:16:49.308] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 25.3687 mA
[13:16:49.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[13:16:49.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 24.5687 mA
[13:16:49.612] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  77 Ia 23.7688 mA
[13:16:49.712] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  78 Ia 23.7688 mA
[13:16:49.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 23.7688 mA
[13:16:49.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 24.5687 mA
[13:16:50.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.7688 mA
[13:16:50.115] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  79 Ia 23.7688 mA
[13:16:50.216] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  80 Ia 24.5687 mA
[13:16:50.317] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  78 Ia 23.7688 mA
[13:16:50.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  79 Ia 24.5687 mA
[13:16:50.518] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.7688 mA
[13:16:50.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.5687 mA
[13:16:50.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  76 Ia 24.5687 mA
[13:16:50.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  74 Ia 23.7688 mA
[13:16:50.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  75 Ia 23.7688 mA
[13:16:51.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  76 Ia 23.7688 mA
[13:16:51.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  77 Ia 24.5687 mA
[13:16:51.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  75 Ia 23.7688 mA
[13:16:51.324] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  76 Ia 24.5687 mA
[13:16:51.425] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  74 Ia 23.7688 mA
[13:16:51.526] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  75 Ia 23.7688 mA
[13:16:51.627] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.7688 mA
[13:16:51.728] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 24.5687 mA
[13:16:51.829] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9688 mA
[13:16:51.929] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.5687 mA
[13:16:52.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  82 Ia 24.5687 mA
[13:16:52.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 24.5687 mA
[13:16:52.232] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 22.9688 mA
[13:16:52.333] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  84 Ia 25.3687 mA
[13:16:52.434] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  77 Ia 22.9688 mA
[13:16:52.535] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  83 Ia 24.5687 mA
[13:16:52.636] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  81 Ia 24.5687 mA
[13:16:52.737] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 23.7688 mA
[13:16:52.837] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  80 Ia 24.5687 mA
[13:16:52.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  78 Ia 23.7688 mA
[13:16:53.040] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.3688 mA
[13:16:53.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  94 Ia 25.3687 mA
[13:16:53.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[13:16:53.342] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 23.7688 mA
[13:16:53.443] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  86 Ia 24.5687 mA
[13:16:53.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 23.7688 mA
[13:16:53.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[13:16:53.745] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  86 Ia 24.5687 mA
[13:16:53.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 23.7688 mA
[13:16:53.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[13:16:54.048] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  86 Ia 24.5687 mA
[13:16:54.149] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  84 Ia 23.7688 mA
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  89
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  87
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[13:16:54.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  82
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[13:16:54.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  84
[13:16:55.002] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[13:16:55.002] <TB1>     INFO: i(loss) [mA/ROC]:     20.9  20.1  20.9  19.3  19.3  19.3  20.1  19.3  19.3  18.5  19.3  20.9  19.3  20.1  18.5  19.3
[13:16:56.036] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:56.036] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:16:56.036] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:56.171] <TB1>     INFO: Expecting 231680 events.
[13:17:04.281] <TB1>     INFO: 231680 events read in total (7392ms).
[13:17:04.441] <TB1>     INFO: Test took 8402ms.
[13:17:04.642] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:17:04.646] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:17:04.650] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 105 and Delta(CalDel) = 60
[13:17:04.654] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 77 and Delta(CalDel) = 59
[13:17:04.657] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:17:04.661] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 60
[13:17:04.664] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:17:04.668] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 74 and Delta(CalDel) = 59
[13:17:04.672] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 59
[13:17:04.676] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:17:04.679] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 62
[13:17:04.683] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 102 and Delta(CalDel) = 62
[13:17:04.687] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 79 and Delta(CalDel) = 62
[13:17:04.691] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:17:04.694] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 75 and Delta(CalDel) = 61
[13:17:04.699] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 56
[13:17:04.739] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:17:04.773] <TB1>     INFO:    ----------------------------------------------------------------------
[13:17:04.773] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:17:04.773] <TB1>     INFO:    ----------------------------------------------------------------------
[13:17:04.909] <TB1>     INFO: Expecting 231680 events.
[13:17:12.004] <TB1>     INFO: 231680 events read in total (7380ms).
[13:17:13.008] <TB1>     INFO: Test took 8231ms.
[13:17:13.031] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:17:13.348] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[13:17:13.352] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:17:13.356] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[13:17:13.359] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:17:13.363] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:17:13.368] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:17:13.372] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 30
[13:17:13.375] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28.5
[13:17:13.379] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:17:13.385] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[13:17:13.389] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[13:17:13.392] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[13:17:13.396] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:17:13.399] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:17:13.403] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[13:17:13.435] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:17:13.435] <TB1>     INFO: CalDel:      141   124   134   136   135   135   134   145   119   124   141   136   148   143   132   128
[13:17:13.435] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:17:13.439] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C0.dat
[13:17:13.439] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C1.dat
[13:17:13.439] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C2.dat
[13:17:13.440] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C3.dat
[13:17:13.440] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C4.dat
[13:17:13.440] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C5.dat
[13:17:13.440] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C6.dat
[13:17:13.440] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C7.dat
[13:17:13.440] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C8.dat
[13:17:13.440] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C9.dat
[13:17:13.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C10.dat
[13:17:13.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C11.dat
[13:17:13.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C12.dat
[13:17:13.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C13.dat
[13:17:13.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C14.dat
[13:17:13.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C15.dat
[13:17:13.441] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:17:13.441] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:17:13.442] <TB1>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:17:13.442] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:17:13.532] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:17:13.532] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:17:13.532] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:17:13.532] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:17:13.534] <TB1>     INFO: ######################################################################
[13:17:13.535] <TB1>     INFO: PixTestTiming::doTest()
[13:17:13.535] <TB1>     INFO: ######################################################################
[13:17:13.535] <TB1>     INFO:    ----------------------------------------------------------------------
[13:17:13.535] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:17:13.535] <TB1>     INFO:    ----------------------------------------------------------------------
[13:17:13.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:17:15.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:17:17.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:17:19.979] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:17:22.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:17:24.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:17:26.800] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:29.073] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:31.346] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:17:33.619] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:17:35.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:17:38.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:17:40.366] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:17:42.639] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:17:44.913] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:17:47.185] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:17:49.459] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:17:50.979] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:17:52.498] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:17:54.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:17:55.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:17:57.058] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:17:58.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:18:00.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:18:01.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:18:03.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:18:04.661] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:18:06.180] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:18:07.706] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:18:09.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:18:10.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:18:12.264] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:18:13.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:18:15.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:18:16.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:18:18.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:18:19.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:18:21.386] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:18:22.906] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:18:24.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:18:25.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:18:28.224] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:18:29.743] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:18:31.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:18:32.782] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:18:34.491] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:18:36.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:18:37.542] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:18:39.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:18:41.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:18:43.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:18:45.883] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:18:48.156] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:18:50.992] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:18:53.266] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:18:55.540] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:18:57.812] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:19:00.086] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:19:02.360] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:19:04.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:19:06.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:19:09.179] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:19:11.453] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:19:13.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:19:15.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:19:18.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:19:20.552] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:19:22.826] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:19:25.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:19:27.373] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:19:29.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:19:31.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:19:34.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:19:35.714] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:19:37.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:19:38.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:19:40.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:19:41.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:19:43.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:19:44.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:19:46.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:19:47.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:19:49.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:19:50.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:19:52.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:19:53.958] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:19:55.482] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:19:56.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:19:58.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:20:00.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:20:01.568] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:20:03.087] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:20:04.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:20:06.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:20:07.647] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:20:09.166] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:20:10.685] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:20:12.206] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:20:13.726] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:20:15.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:20:16.766] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:20:18.287] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:20:19.807] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:20:21.327] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:20:22.848] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:20:25.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:20:27.395] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:20:29.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:20:31.188] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:20:32.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:20:34.227] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:20:47.465] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:20:49.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:20:52.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:20:54.285] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:20:56.558] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:20:58.832] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:21:00.539] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:21:02.812] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:21:05.086] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:21:07.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:21:09.632] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:21:11.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:21:14.179] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:21:16.453] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:21:18.726] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:21:20.999] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:21:23.272] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:21:25.931] <TB1>     INFO: TBM Phase Settings: 224
[13:21:25.931] <TB1>     INFO: 400MHz Phase: 0
[13:21:25.931] <TB1>     INFO: 160MHz Phase: 7
[13:21:25.931] <TB1>     INFO: Functional Phase Area: 3
[13:21:25.935] <TB1>     INFO: Test took 252400 ms.
[13:21:25.935] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:21:25.935] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:25.935] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:21:25.935] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:25.935] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:21:27.076] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:21:28.976] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:21:30.871] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:21:32.766] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:21:34.663] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:21:36.558] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:21:38.458] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:21:40.353] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:21:41.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:21:43.396] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:21:44.916] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:21:46.436] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:21:47.955] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:21:49.480] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:21:50.000] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:21:52.521] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:21:54.040] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:21:55.560] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:21:57.081] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:21:58.600] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:22:00.120] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:22:01.640] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:22:03.159] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:22:04.679] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:22:06.198] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:22:07.718] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:22:09.992] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:22:12.265] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:22:14.538] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:22:16.811] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:22:19.085] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:22:21.358] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:22:22.878] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:22:24.399] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:22:26.672] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:22:28.945] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:22:31.218] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:22:33.494] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:22:35.767] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:22:38.041] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:22:39.560] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:22:41.080] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:22:43.353] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:22:45.626] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:22:47.899] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:22:50.173] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:22:52.446] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:22:54.720] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:22:56.239] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:22:57.760] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:23:00.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:23:02.307] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:23:04.581] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:23:06.855] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:23:09.129] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:23:11.403] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:23:12.922] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:23:14.442] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:23:16.715] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:23:18.990] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:23:21.264] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:23:23.538] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:23:25.813] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:23:28.471] <TB1>     INFO: ROC Delay Settings: 236
[13:23:28.471] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:23:28.471] <TB1>     INFO: ROC Port 0 Delay: 4
[13:23:28.471] <TB1>     INFO: ROC Port 1 Delay: 5
[13:23:28.471] <TB1>     INFO: Functional ROC Area: 5
[13:23:28.475] <TB1>     INFO: Test took 122540 ms.
[13:23:28.475] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:23:28.475] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:28.475] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:23:28.475] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:29.614] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4389 4389 4389 4389 4389 4389 4389 4389 e062 c000 a101 8040 4388 4389 4388 4389 4388 4389 4388 4389 e062 c000 
[13:23:29.614] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 a102 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[13:23:29.614] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a103 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[13:23:29.614] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:23:43.802] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:43.802] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:23:57.957] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:57.957] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:24:12.116] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:12.116] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:24:26.309] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:26.309] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:24:40.467] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:40.468] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:24:54.598] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:54.598] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:25:08.765] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:08.765] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:25:22.875] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:22.875] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:25:36.990] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:36.990] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:25:51.114] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:51.495] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:51.510] <TB1>     INFO: Decoding statistics:
[13:25:51.510] <TB1>     INFO:   General information:
[13:25:51.510] <TB1>     INFO: 	 16bit words read:         240000000
[13:25:51.510] <TB1>     INFO: 	 valid events total:       20000000
[13:25:51.510] <TB1>     INFO: 	 empty events:             20000000
[13:25:51.510] <TB1>     INFO: 	 valid events with pixels: 0
[13:25:51.510] <TB1>     INFO: 	 valid pixel hits:         0
[13:25:51.510] <TB1>     INFO:   Event errors: 	           0
[13:25:51.510] <TB1>     INFO: 	 start marker:             0
[13:25:51.510] <TB1>     INFO: 	 stop marker:              0
[13:25:51.510] <TB1>     INFO: 	 overflow:                 0
[13:25:51.510] <TB1>     INFO: 	 invalid 5bit words:       0
[13:25:51.510] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:25:51.510] <TB1>     INFO:   TBM errors: 		           0
[13:25:51.510] <TB1>     INFO: 	 flawed TBM headers:       0
[13:25:51.510] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:25:51.510] <TB1>     INFO: 	 event ID mismatches:      0
[13:25:51.510] <TB1>     INFO:   ROC errors: 		           0
[13:25:51.510] <TB1>     INFO: 	 missing ROC header(s):    0
[13:25:51.510] <TB1>     INFO: 	 misplaced readback start: 0
[13:25:51.510] <TB1>     INFO:   Pixel decoding errors:	   0
[13:25:51.510] <TB1>     INFO: 	 pixel data incomplete:    0
[13:25:51.510] <TB1>     INFO: 	 pixel address:            0
[13:25:51.510] <TB1>     INFO: 	 pulse height fill bit:    0
[13:25:51.510] <TB1>     INFO: 	 buffer corruption:        0
[13:25:51.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.510] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:25:51.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.510] <TB1>     INFO:    Read back bit status: 1
[13:25:51.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.510] <TB1>     INFO:    Timings are good!
[13:25:51.510] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.510] <TB1>     INFO: Test took 143035 ms.
[13:25:51.510] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:25:51.510] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:25:51.510] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:25:51.511] <TB1>     INFO: PixTestTiming::doTest took 517979 ms.
[13:25:51.511] <TB1>     INFO: PixTestTiming::doTest() done
[13:25:51.511] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:25:51.511] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:25:51.511] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:25:51.511] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:25:51.511] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:25:51.512] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:25:51.512] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:25:51.862] <TB1>     INFO: ######################################################################
[13:25:51.862] <TB1>     INFO: PixTestAlive::doTest()
[13:25:51.862] <TB1>     INFO: ######################################################################
[13:25:51.866] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.867] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:51.867] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:51.868] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:52.218] <TB1>     INFO: Expecting 41600 events.
[13:25:56.284] <TB1>     INFO: 41600 events read in total (3351ms).
[13:25:56.285] <TB1>     INFO: Test took 4417ms.
[13:25:56.292] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:56.293] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:25:56.293] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:25:56.667] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:25:56.667] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:25:56.667] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:25:56.670] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:56.670] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:56.670] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:56.672] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:57.025] <TB1>     INFO: Expecting 41600 events.
[13:26:00.017] <TB1>     INFO: 41600 events read in total (2277ms).
[13:26:00.018] <TB1>     INFO: Test took 3346ms.
[13:26:00.018] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:00.018] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:26:00.018] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:26:00.018] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:26:00.425] <TB1>     INFO: PixTestAlive::maskTest() done
[13:26:00.425] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:26:00.427] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:00.427] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:26:00.427] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:00.429] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:26:00.772] <TB1>     INFO: Expecting 41600 events.
[13:26:04.862] <TB1>     INFO: 41600 events read in total (3375ms).
[13:26:04.863] <TB1>     INFO: Test took 4434ms.
[13:26:04.871] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:04.871] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:26:04.871] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:26:05.247] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:26:05.247] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:26:05.247] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:26:05.247] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:26:05.256] <TB1>     INFO: ######################################################################
[13:26:05.256] <TB1>     INFO: PixTestTrim::doTest()
[13:26:05.256] <TB1>     INFO: ######################################################################
[13:26:05.259] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:05.259] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:26:05.259] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:05.336] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:26:05.336] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:26:05.350] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:05.350] <TB1>     INFO:     run 1 of 1
[13:26:05.350] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:05.692] <TB1>     INFO: Expecting 5025280 events.
[13:26:50.800] <TB1>     INFO: 1393888 events read in total (44393ms).
[13:27:34.969] <TB1>     INFO: 2770568 events read in total (88562ms).
[13:28:19.394] <TB1>     INFO: 4156768 events read in total (132988ms).
[13:28:47.129] <TB1>     INFO: 5025280 events read in total (160722ms).
[13:28:47.174] <TB1>     INFO: Test took 161824ms.
[13:28:47.234] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:47.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:48.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:50.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:51.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:52.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:54.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:55.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:56.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:58.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:59.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:00.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:02.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:03.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:05.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:06.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:07.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:09.107] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236232704
[13:29:09.111] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3609 minThrLimit = 87.3507 minThrNLimit = 113.643 -> result = 87.3609 -> 87
[13:29:09.111] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.353 minThrLimit = 100.347 minThrNLimit = 128.619 -> result = 100.353 -> 100
[13:29:09.112] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3623 minThrLimit = 99.3566 minThrNLimit = 130.811 -> result = 99.3623 -> 99
[13:29:09.112] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.124 minThrLimit = 81.1012 minThrNLimit = 104.517 -> result = 81.124 -> 81
[13:29:09.113] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9103 minThrLimit = 90.8815 minThrNLimit = 111.964 -> result = 90.9103 -> 90
[13:29:09.113] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2431 minThrLimit = 86.2132 minThrNLimit = 108.53 -> result = 86.2431 -> 86
[13:29:09.114] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1235 minThrLimit = 96.1125 minThrNLimit = 119.821 -> result = 96.1235 -> 96
[13:29:09.114] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2048 minThrLimit = 85.1992 minThrNLimit = 105.201 -> result = 85.2048 -> 85
[13:29:09.115] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.341 minThrLimit = 104.272 minThrNLimit = 134.616 -> result = 104.341 -> 104
[13:29:09.115] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6167 minThrLimit = 85.5864 minThrNLimit = 108.436 -> result = 85.6167 -> 85
[13:29:09.115] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6745 minThrLimit = 95.6549 minThrNLimit = 118.19 -> result = 95.6745 -> 95
[13:29:09.116] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6107 minThrLimit = 99.6106 minThrNLimit = 124.498 -> result = 99.6107 -> 99
[13:29:09.116] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2613 minThrLimit = 84.2374 minThrNLimit = 108.544 -> result = 84.2613 -> 84
[13:29:09.117] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.467 minThrLimit = 83.4632 minThrNLimit = 108.248 -> result = 83.467 -> 83
[13:29:09.128] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5899 minThrLimit = 88.5099 minThrNLimit = 112.49 -> result = 88.5899 -> 88
[13:29:09.128] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1017 minThrLimit = 92.0817 minThrNLimit = 110.949 -> result = 92.1017 -> 92
[13:29:09.128] <TB1>     INFO: ROC 0 VthrComp = 87
[13:29:09.128] <TB1>     INFO: ROC 1 VthrComp = 100
[13:29:09.129] <TB1>     INFO: ROC 2 VthrComp = 99
[13:29:09.129] <TB1>     INFO: ROC 3 VthrComp = 81
[13:29:09.129] <TB1>     INFO: ROC 4 VthrComp = 90
[13:29:09.129] <TB1>     INFO: ROC 5 VthrComp = 86
[13:29:09.129] <TB1>     INFO: ROC 6 VthrComp = 96
[13:29:09.129] <TB1>     INFO: ROC 7 VthrComp = 85
[13:29:09.129] <TB1>     INFO: ROC 8 VthrComp = 104
[13:29:09.129] <TB1>     INFO: ROC 9 VthrComp = 85
[13:29:09.130] <TB1>     INFO: ROC 10 VthrComp = 95
[13:29:09.130] <TB1>     INFO: ROC 11 VthrComp = 99
[13:29:09.130] <TB1>     INFO: ROC 12 VthrComp = 84
[13:29:09.130] <TB1>     INFO: ROC 13 VthrComp = 83
[13:29:09.130] <TB1>     INFO: ROC 14 VthrComp = 88
[13:29:09.130] <TB1>     INFO: ROC 15 VthrComp = 92
[13:29:09.130] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:29:09.130] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:29:09.145] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:09.145] <TB1>     INFO:     run 1 of 1
[13:29:09.145] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:09.494] <TB1>     INFO: Expecting 5025280 events.
[13:29:45.497] <TB1>     INFO: 885272 events read in total (35288ms).
[13:30:21.407] <TB1>     INFO: 1789416 events read in total (71198ms).
[13:30:59.595] <TB1>     INFO: 2673472 events read in total (109386ms).
[13:31:35.144] <TB1>     INFO: 3545224 events read in total (144935ms).
[13:32:10.759] <TB1>     INFO: 4412152 events read in total (180550ms).
[13:32:36.205] <TB1>     INFO: 5025280 events read in total (205996ms).
[13:32:36.283] <TB1>     INFO: Test took 207138ms.
[13:32:36.461] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:36.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:38.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:40.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:41.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:43.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:44.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:46.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:48.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:49.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:51.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:52.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:54.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:56.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:57.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:59.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:00.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:02.565] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241471488
[13:33:02.569] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.5269 for pixel 9/79 mean/min/max = 44.8591/28.3535/61.3648
[13:33:02.569] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 64.0666 for pixel 12/43 mean/min/max = 46.1949/28.0321/64.3577
[13:33:02.569] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.6933 for pixel 3/0 mean/min/max = 43.8963/29.8956/57.897
[13:33:02.570] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.0471 for pixel 18/10 mean/min/max = 44.6148/31.1505/58.079
[13:33:02.570] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 62.3021 for pixel 14/75 mean/min/max = 47.3807/32.3761/62.3853
[13:33:02.571] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.8792 for pixel 10/12 mean/min/max = 45.2187/30.4366/60.0008
[13:33:02.571] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.6609 for pixel 10/79 mean/min/max = 44.8635/29.6238/60.1033
[13:33:02.571] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.3588 for pixel 17/18 mean/min/max = 44.7001/29.8339/59.5663
[13:33:02.572] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.9102 for pixel 27/79 mean/min/max = 45.9266/31.6602/60.193
[13:33:02.572] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.649 for pixel 17/67 mean/min/max = 45.2524/31.5207/58.9842
[13:33:02.572] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.7066 for pixel 14/14 mean/min/max = 45.2816/31.7905/58.7726
[13:33:02.573] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.493 for pixel 10/79 mean/min/max = 45.4969/29.0343/61.9595
[13:33:02.573] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.9862 for pixel 17/79 mean/min/max = 44.2499/30.3632/58.1366
[13:33:02.574] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.6327 for pixel 11/2 mean/min/max = 45.0147/29.3165/60.7129
[13:33:02.574] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.8878 for pixel 4/6 mean/min/max = 46.1117/32.1474/60.0761
[13:33:02.574] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 66.8829 for pixel 16/79 mean/min/max = 48.2179/29.3557/67.0801
[13:33:02.575] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:02.707] <TB1>     INFO: Expecting 411648 events.
[13:33:10.345] <TB1>     INFO: 411648 events read in total (6923ms).
[13:33:10.350] <TB1>     INFO: Expecting 411648 events.
[13:33:17.990] <TB1>     INFO: 411648 events read in total (6968ms).
[13:33:17.001] <TB1>     INFO: Expecting 411648 events.
[13:33:25.712] <TB1>     INFO: 411648 events read in total (7050ms).
[13:33:25.724] <TB1>     INFO: Expecting 411648 events.
[13:33:33.339] <TB1>     INFO: 411648 events read in total (6957ms).
[13:33:33.353] <TB1>     INFO: Expecting 411648 events.
[13:33:41.005] <TB1>     INFO: 411648 events read in total (6994ms).
[13:33:41.021] <TB1>     INFO: Expecting 411648 events.
[13:33:48.639] <TB1>     INFO: 411648 events read in total (6957ms).
[13:33:48.658] <TB1>     INFO: Expecting 411648 events.
[13:33:56.178] <TB1>     INFO: 411648 events read in total (6873ms).
[13:33:56.200] <TB1>     INFO: Expecting 411648 events.
[13:34:03.779] <TB1>     INFO: 411648 events read in total (6921ms).
[13:34:03.803] <TB1>     INFO: Expecting 411648 events.
[13:34:11.444] <TB1>     INFO: 411648 events read in total (6997ms).
[13:34:11.471] <TB1>     INFO: Expecting 411648 events.
[13:34:19.065] <TB1>     INFO: 411648 events read in total (6950ms).
[13:34:19.093] <TB1>     INFO: Expecting 411648 events.
[13:34:26.931] <TB1>     INFO: 411648 events read in total (7189ms).
[13:34:26.966] <TB1>     INFO: Expecting 411648 events.
[13:34:34.888] <TB1>     INFO: 411648 events read in total (7281ms).
[13:34:34.924] <TB1>     INFO: Expecting 411648 events.
[13:34:42.648] <TB1>     INFO: 411648 events read in total (7088ms).
[13:34:42.681] <TB1>     INFO: Expecting 411648 events.
[13:34:50.306] <TB1>     INFO: 411648 events read in total (6979ms).
[13:34:50.345] <TB1>     INFO: Expecting 411648 events.
[13:34:57.957] <TB1>     INFO: 411648 events read in total (6980ms).
[13:34:57.001] <TB1>     INFO: Expecting 411648 events.
[13:35:05.532] <TB1>     INFO: 411648 events read in total (6905ms).
[13:35:05.574] <TB1>     INFO: Test took 122999ms.
[13:35:06.081] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1293 < 35 for itrim = 91; old thr = 33.532 ... break
[13:35:06.126] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0589 < 35 for itrim = 107; old thr = 34.5127 ... break
[13:35:06.172] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5659 < 35 for itrim+1 = 114; old thr = 34.5823 ... break
[13:35:06.216] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.04 < 35 for itrim = 95; old thr = 34.1408 ... break
[13:35:06.250] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4304 < 35 for itrim = 103; old thr = 34.1368 ... break
[13:35:06.291] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0464 < 35 for itrim = 100; old thr = 33.8014 ... break
[13:35:06.317] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4685 < 35 for itrim = 75; old thr = 34.2858 ... break
[13:35:06.353] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2938 < 35 for itrim+1 = 97; old thr = 34.9514 ... break
[13:35:06.391] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0881 < 35 for itrim = 109; old thr = 34.4541 ... break
[13:35:06.430] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2735 < 35 for itrim+1 = 94; old thr = 34.7891 ... break
[13:35:06.462] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1235 < 35 for itrim = 92; old thr = 34.3181 ... break
[13:35:06.498] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3434 < 35 for itrim = 86; old thr = 33.7839 ... break
[13:35:06.534] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6281 < 35 for itrim+1 = 86; old thr = 34.9129 ... break
[13:35:06.577] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1365 < 35 for itrim = 90; old thr = 33.975 ... break
[13:35:06.612] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0999 < 35 for itrim = 111; old thr = 33.594 ... break
[13:35:06.632] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1079 < 35 for itrim = 94; old thr = 34.2624 ... break
[13:35:06.707] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:35:06.718] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:06.718] <TB1>     INFO:     run 1 of 1
[13:35:06.718] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:07.061] <TB1>     INFO: Expecting 5025280 events.
[13:35:42.858] <TB1>     INFO: 872152 events read in total (35083ms).
[13:36:18.360] <TB1>     INFO: 1741848 events read in total (70585ms).
[13:36:54.581] <TB1>     INFO: 2610080 events read in total (106806ms).
[13:37:33.379] <TB1>     INFO: 3468560 events read in total (145604ms).
[13:38:10.136] <TB1>     INFO: 4322224 events read in total (182361ms).
[13:38:39.564] <TB1>     INFO: 5025280 events read in total (211789ms).
[13:38:39.641] <TB1>     INFO: Test took 212923ms.
[13:38:39.829] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:40.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:41.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:43.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:45.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:46.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:48.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:49.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:51.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:52.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:54.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:55.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:57.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:59.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:00.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:02.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:03.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:05.458] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260706304
[13:39:05.460] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.364974 .. 52.715833
[13:39:05.535] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:39:05.545] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:05.545] <TB1>     INFO:     run 1 of 1
[13:39:05.545] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:05.909] <TB1>     INFO: Expecting 2030080 events.
[13:39:47.029] <TB1>     INFO: 1127280 events read in total (40405ms).
[13:40:21.429] <TB1>     INFO: 2030080 events read in total (74805ms).
[13:40:21.456] <TB1>     INFO: Test took 75911ms.
[13:40:21.501] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:21.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:22.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:23.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:24.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:25.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:26.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:28.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:29.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:30.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:32.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:34.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:35.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:37.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:38.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:39.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:40.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:41.987] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238641152
[13:40:42.073] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.004569 .. 46.839435
[13:40:42.158] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:40:42.170] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:42.170] <TB1>     INFO:     run 1 of 1
[13:40:42.170] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:42.524] <TB1>     INFO: Expecting 1597440 events.
[13:41:24.840] <TB1>     INFO: 1121912 events read in total (41601ms).
[13:41:42.498] <TB1>     INFO: 1597440 events read in total (59259ms).
[13:41:42.513] <TB1>     INFO: Test took 60343ms.
[13:41:42.548] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:42.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:43.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:44.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:45.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:46.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:47.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:48.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:49.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:50.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:51.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:52.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:53.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:54.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:55.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:56.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:57.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:58.410] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237424640
[13:41:58.508] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.111213 .. 44.641936
[13:41:58.649] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:41:58.669] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:58.669] <TB1>     INFO:     run 1 of 1
[13:41:58.669] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:59.248] <TB1>     INFO: Expecting 1397760 events.
[13:42:40.396] <TB1>     INFO: 1107208 events read in total (40433ms).
[13:42:51.736] <TB1>     INFO: 1397760 events read in total (51773ms).
[13:42:51.749] <TB1>     INFO: Test took 53080ms.
[13:42:51.781] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:51.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:52.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:53.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:54.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:55.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:56.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:57.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:58.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:59.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:00.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:01.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:02.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:03.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:04.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:05.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:06.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:07.302] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248782848
[13:43:07.384] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.362531 .. 44.641936
[13:43:07.466] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:43:07.476] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:07.476] <TB1>     INFO:     run 1 of 1
[13:43:07.476] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:07.832] <TB1>     INFO: Expecting 1297920 events.
[13:43:48.811] <TB1>     INFO: 1078400 events read in total (40264ms).
[13:43:57.186] <TB1>     INFO: 1297920 events read in total (48639ms).
[13:43:57.207] <TB1>     INFO: Test took 49731ms.
[13:43:57.243] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:57.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:58.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:59.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:00.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:01.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:02.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:03.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:04.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:04.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:05.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:06.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:07.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:08.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:09.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:10.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:11.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:12.631] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237424640
[13:44:12.723] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:44:12.723] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:44:12.734] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:12.734] <TB1>     INFO:     run 1 of 1
[13:44:12.734] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:13.077] <TB1>     INFO: Expecting 1364480 events.
[13:44:53.558] <TB1>     INFO: 1075400 events read in total (39762ms).
[13:45:04.888] <TB1>     INFO: 1364480 events read in total (51092ms).
[13:45:04.901] <TB1>     INFO: Test took 52168ms.
[13:45:04.935] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:05.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:05.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:06.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:07.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:08.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:09.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:10.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:11.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:12.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:13.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:14.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:15.682] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:16.664] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:17.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:18.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:19.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:20.585] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255860736
[13:45:20.634] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C0.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C1.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C2.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C3.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C4.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C5.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C6.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C7.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C8.dat
[13:45:20.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C9.dat
[13:45:20.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C10.dat
[13:45:20.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C11.dat
[13:45:20.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C12.dat
[13:45:20.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C13.dat
[13:45:20.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C14.dat
[13:45:20.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C15.dat
[13:45:20.637] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C0.dat
[13:45:20.645] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C1.dat
[13:45:20.652] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C2.dat
[13:45:20.659] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C3.dat
[13:45:20.666] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C4.dat
[13:45:20.673] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C5.dat
[13:45:20.680] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C6.dat
[13:45:20.687] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C7.dat
[13:45:20.693] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C8.dat
[13:45:20.700] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C9.dat
[13:45:20.707] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C10.dat
[13:45:20.714] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C11.dat
[13:45:20.721] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C12.dat
[13:45:20.728] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C13.dat
[13:45:20.735] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C14.dat
[13:45:20.743] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C15.dat
[13:45:20.750] <TB1>     INFO: PixTestTrim::trimTest() done
[13:45:20.750] <TB1>     INFO: vtrim:      91 107 114  95 103 100  75  97 109  94  92  86  86  90 111  94 
[13:45:20.750] <TB1>     INFO: vthrcomp:   87 100  99  81  90  86  96  85 104  85  95  99  84  83  88  92 
[13:45:20.750] <TB1>     INFO: vcal mean:  34.99  34.95  34.95  34.98  35.01  34.94  34.95  34.93  34.97  34.97  34.96  34.96  34.96  34.99  34.99  35.02 
[13:45:20.750] <TB1>     INFO: vcal RMS:    0.78   0.83   0.82   0.79   0.83   0.80   0.79   0.83   0.82   0.79   0.84   0.85   0.79   0.77   0.83   0.87 
[13:45:20.750] <TB1>     INFO: bits mean:   9.59   9.50  10.81  10.28   8.63   9.57   8.96  10.23   9.83   9.38   9.19   8.72   9.68   9.40   9.85   9.16 
[13:45:20.750] <TB1>     INFO: bits RMS:    2.79   2.77   2.28   2.42   2.85   2.82   3.08   2.48   2.27   2.75   2.75   3.23   2.77   2.88   2.33   2.71 
[13:45:20.763] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:20.763] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:45:20.763] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:20.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:45:20.767] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:45:20.779] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:45:20.779] <TB1>     INFO:     run 1 of 1
[13:45:20.779] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:21.140] <TB1>     INFO: Expecting 4160000 events.
[13:46:06.524] <TB1>     INFO: 1118765 events read in total (44669ms).
[13:46:52.881] <TB1>     INFO: 2222985 events read in total (91027ms).
[13:47:38.946] <TB1>     INFO: 3314295 events read in total (137091ms).
[13:48:14.210] <TB1>     INFO: 4160000 events read in total (172355ms).
[13:48:14.277] <TB1>     INFO: Test took 173498ms.
[13:48:14.415] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:14.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:16.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:18.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:20.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:22.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:24.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:26.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:28.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:30.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:32.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:34.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:36.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:38.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:40.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:42.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:44.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:46.110] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239009792
[13:48:46.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:48:46.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:48:46.185] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:48:46.196] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:48:46.196] <TB1>     INFO:     run 1 of 1
[13:48:46.196] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:46.543] <TB1>     INFO: Expecting 3556800 events.
[13:49:34.013] <TB1>     INFO: 1159175 events read in total (46755ms).
[13:50:21.084] <TB1>     INFO: 2297390 events read in total (93826ms).
[13:51:07.413] <TB1>     INFO: 3422810 events read in total (140155ms).
[13:51:13.239] <TB1>     INFO: 3556800 events read in total (145981ms).
[13:51:13.291] <TB1>     INFO: Test took 147095ms.
[13:51:13.403] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:13.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:15.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:17.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:18.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:20.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:22.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:24.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:25.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:27.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:29.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:31.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:32.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:34.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:36.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:37.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:39.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:41.432] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285802496
[13:51:41.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:51:41.509] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:51:41.509] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[13:51:41.520] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:51:41.521] <TB1>     INFO:     run 1 of 1
[13:51:41.521] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:41.872] <TB1>     INFO: Expecting 3244800 events.
[13:52:31.200] <TB1>     INFO: 1219115 events read in total (48612ms).
[13:53:18.413] <TB1>     INFO: 2409390 events read in total (95825ms).
[13:53:52.084] <TB1>     INFO: 3244800 events read in total (129496ms).
[13:53:52.122] <TB1>     INFO: Test took 130601ms.
[13:53:52.205] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:52.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:54.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:55.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:57.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:59.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:00.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:02.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:03.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:05.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:07.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:08.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:10.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:12.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:13.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:15.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:17.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:18.897] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368365568
[13:54:18.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:54:18.973] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:54:18.973] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[13:54:18.984] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:18.984] <TB1>     INFO:     run 1 of 1
[13:54:18.984] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:19.335] <TB1>     INFO: Expecting 3244800 events.
[13:55:08.664] <TB1>     INFO: 1218790 events read in total (48614ms).
[13:55:56.615] <TB1>     INFO: 2407965 events read in total (96565ms).
[13:56:31.883] <TB1>     INFO: 3244800 events read in total (131833ms).
[13:56:31.919] <TB1>     INFO: Test took 132935ms.
[13:56:32.005] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:32.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:33.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:35.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:37.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:38.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:40.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:42.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:43.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:45.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:47.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:49.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:51.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:52.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:54.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:56.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:57.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:59.507] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377675776
[13:56:59.508] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:56:59.583] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:56:59.583] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[13:56:59.594] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:59.594] <TB1>     INFO:     run 1 of 1
[13:56:59.595] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:59.969] <TB1>     INFO: Expecting 3265600 events.
[13:57:50.733] <TB1>     INFO: 1213240 events read in total (50049ms).
[13:58:41.558] <TB1>     INFO: 2397990 events read in total (100874ms).
[13:59:19.948] <TB1>     INFO: 3265600 events read in total (139264ms).
[13:59:19.987] <TB1>     INFO: Test took 140392ms.
[13:59:20.086] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:20.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:22.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:23.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:25.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:27.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:29.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:30.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:32.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:33.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:35.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:37.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:38.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:40.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:42.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:43.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:45.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:46.989] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382115840
[13:59:46.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.31589, thr difference RMS: 1.21433
[13:59:46.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.30736, thr difference RMS: 1.64129
[13:59:46.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.96988, thr difference RMS: 1.49194
[13:59:46.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.07933, thr difference RMS: 1.23838
[13:59:46.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.30262, thr difference RMS: 1.77707
[13:59:46.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.83263, thr difference RMS: 1.41941
[13:59:46.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.14289, thr difference RMS: 1.66338
[13:59:46.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.2705, thr difference RMS: 1.31504
[13:59:46.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.80661, thr difference RMS: 1.76686
[13:59:46.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.35558, thr difference RMS: 1.32538
[13:59:46.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.05835, thr difference RMS: 1.7566
[13:59:46.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.3111, thr difference RMS: 1.66361
[13:59:46.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.30529, thr difference RMS: 1.41784
[13:59:46.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.38574, thr difference RMS: 1.17242
[13:59:46.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.07505, thr difference RMS: 1.37769
[13:59:46.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.5046, thr difference RMS: 1.79368
[13:59:46.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.33982, thr difference RMS: 1.21159
[13:59:46.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.36977, thr difference RMS: 1.6225
[13:59:46.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.06142, thr difference RMS: 1.47437
[13:59:46.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.18368, thr difference RMS: 1.21935
[13:59:46.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.23587, thr difference RMS: 1.77527
[13:59:46.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.81122, thr difference RMS: 1.41233
[13:59:46.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.18268, thr difference RMS: 1.64017
[13:59:46.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.15555, thr difference RMS: 1.31367
[13:59:46.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.84485, thr difference RMS: 1.73472
[13:59:46.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.37112, thr difference RMS: 1.3217
[13:59:46.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.02108, thr difference RMS: 1.766
[13:59:46.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.31544, thr difference RMS: 1.6573
[13:59:46.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.29138, thr difference RMS: 1.42773
[13:59:46.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.37535, thr difference RMS: 1.17644
[13:59:46.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.04619, thr difference RMS: 1.34965
[13:59:46.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.6478, thr difference RMS: 1.78648
[13:59:46.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.47805, thr difference RMS: 1.20953
[13:59:46.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.51623, thr difference RMS: 1.62737
[13:59:46.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.261, thr difference RMS: 1.46319
[13:59:46.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.3179, thr difference RMS: 1.2012
[13:59:46.999] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.14975, thr difference RMS: 1.76774
[13:59:46.999] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.8393, thr difference RMS: 1.41849
[13:59:46.999] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.33902, thr difference RMS: 1.64097
[13:59:46.999] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.20849, thr difference RMS: 1.29887
[13:59:46.000] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.93112, thr difference RMS: 1.72003
[13:59:46.000] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.40919, thr difference RMS: 1.30162
[13:59:46.000] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.11783, thr difference RMS: 1.76537
[13:59:46.000] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.35097, thr difference RMS: 1.65896
[13:59:46.000] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.37865, thr difference RMS: 1.41079
[13:59:46.001] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.43163, thr difference RMS: 1.16156
[13:59:46.001] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.04931, thr difference RMS: 1.34134
[13:59:46.001] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.7621, thr difference RMS: 1.78073
[13:59:46.001] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.58429, thr difference RMS: 1.20857
[13:59:46.002] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.66474, thr difference RMS: 1.61794
[13:59:46.002] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.50877, thr difference RMS: 1.4452
[13:59:46.002] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.44324, thr difference RMS: 1.21527
[13:59:46.002] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.23124, thr difference RMS: 1.75603
[13:59:46.002] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.91614, thr difference RMS: 1.40478
[13:59:46.003] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.45933, thr difference RMS: 1.63174
[13:59:46.003] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.23014, thr difference RMS: 1.30257
[13:59:46.003] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.04912, thr difference RMS: 1.738
[13:59:46.003] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.44871, thr difference RMS: 1.31891
[13:59:46.004] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.1367, thr difference RMS: 1.73263
[13:59:46.004] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.46305, thr difference RMS: 1.65686
[13:59:46.004] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.51682, thr difference RMS: 1.40861
[13:59:47.004] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.62359, thr difference RMS: 1.15809
[13:59:47.005] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.09876, thr difference RMS: 1.34384
[13:59:47.005] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.8783, thr difference RMS: 1.79243
[13:59:47.110] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[13:59:47.113] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2021 seconds
[13:59:47.113] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:59:47.838] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:59:47.838] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:59:47.841] <TB1>     INFO: ######################################################################
[13:59:47.841] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[13:59:47.841] <TB1>     INFO: ######################################################################
[13:59:47.841] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:47.841] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:59:47.841] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:47.841] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:59:47.852] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:59:47.853] <TB1>     INFO:     run 1 of 1
[13:59:47.853] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:48.198] <TB1>     INFO: Expecting 59072000 events.
[14:00:17.626] <TB1>     INFO: 1073000 events read in total (28713ms).
[14:00:47.938] <TB1>     INFO: 2141400 events read in total (59025ms).
[14:01:16.868] <TB1>     INFO: 3210800 events read in total (87955ms).
[14:01:46.287] <TB1>     INFO: 4282400 events read in total (117374ms).
[14:02:16.141] <TB1>     INFO: 5351200 events read in total (147228ms).
[14:02:45.376] <TB1>     INFO: 6421800 events read in total (176463ms).
[14:03:15.349] <TB1>     INFO: 7492000 events read in total (206436ms).
[14:03:44.477] <TB1>     INFO: 8560400 events read in total (235564ms).
[14:04:14.208] <TB1>     INFO: 9631000 events read in total (265295ms).
[14:04:43.468] <TB1>     INFO: 10702600 events read in total (294555ms).
[14:05:12.263] <TB1>     INFO: 11770800 events read in total (323350ms).
[14:05:41.366] <TB1>     INFO: 12842800 events read in total (352453ms).
[14:06:10.244] <TB1>     INFO: 13911800 events read in total (381331ms).
[14:06:39.453] <TB1>     INFO: 14980600 events read in total (410540ms).
[14:07:08.350] <TB1>     INFO: 16052800 events read in total (439437ms).
[14:07:38.762] <TB1>     INFO: 17121600 events read in total (469849ms).
[14:08:08.568] <TB1>     INFO: 18190000 events read in total (499655ms).
[14:08:39.447] <TB1>     INFO: 19262600 events read in total (530534ms).
[14:09:08.616] <TB1>     INFO: 20331000 events read in total (559703ms).
[14:09:37.675] <TB1>     INFO: 21400000 events read in total (588762ms).
[14:10:06.711] <TB1>     INFO: 22471800 events read in total (617798ms).
[14:10:36.214] <TB1>     INFO: 23540400 events read in total (647301ms).
[14:11:05.892] <TB1>     INFO: 24609200 events read in total (676979ms).
[14:11:36.163] <TB1>     INFO: 25681400 events read in total (707250ms).
[14:12:06.593] <TB1>     INFO: 26750000 events read in total (737680ms).
[14:12:36.835] <TB1>     INFO: 27819200 events read in total (767922ms).
[14:13:06.442] <TB1>     INFO: 28891200 events read in total (797529ms).
[14:13:36.015] <TB1>     INFO: 29959600 events read in total (827102ms).
[14:14:05.229] <TB1>     INFO: 31029400 events read in total (856316ms).
[14:14:34.078] <TB1>     INFO: 32100000 events read in total (885165ms).
[14:15:02.766] <TB1>     INFO: 33168200 events read in total (913853ms).
[14:15:32.095] <TB1>     INFO: 34237200 events read in total (943182ms).
[14:16:02.084] <TB1>     INFO: 35309600 events read in total (973171ms).
[14:16:30.946] <TB1>     INFO: 36378200 events read in total (1002033ms).
[14:16:59.815] <TB1>     INFO: 37447200 events read in total (1030902ms).
[14:17:28.551] <TB1>     INFO: 38518600 events read in total (1059638ms).
[14:17:57.320] <TB1>     INFO: 39586800 events read in total (1088407ms).
[14:18:25.973] <TB1>     INFO: 40656600 events read in total (1117060ms).
[14:18:54.626] <TB1>     INFO: 41727800 events read in total (1145713ms).
[14:19:23.414] <TB1>     INFO: 42796000 events read in total (1174501ms).
[14:19:51.884] <TB1>     INFO: 43863200 events read in total (1202971ms).
[14:20:20.562] <TB1>     INFO: 44934200 events read in total (1231649ms).
[14:20:49.302] <TB1>     INFO: 46003400 events read in total (1260389ms).
[14:21:17.820] <TB1>     INFO: 47071000 events read in total (1288907ms).
[14:21:46.644] <TB1>     INFO: 48139800 events read in total (1317731ms).
[14:22:15.373] <TB1>     INFO: 49210400 events read in total (1346460ms).
[14:22:44.032] <TB1>     INFO: 50277800 events read in total (1375119ms).
[14:23:12.675] <TB1>     INFO: 51345600 events read in total (1403762ms).
[14:23:41.409] <TB1>     INFO: 52414800 events read in total (1432496ms).
[14:24:09.923] <TB1>     INFO: 53484000 events read in total (1461010ms).
[14:24:38.648] <TB1>     INFO: 54551800 events read in total (1489735ms).
[14:25:07.356] <TB1>     INFO: 55619400 events read in total (1518443ms).
[14:25:36.140] <TB1>     INFO: 56687800 events read in total (1547227ms).
[14:26:04.961] <TB1>     INFO: 57758400 events read in total (1576048ms).
[14:26:33.628] <TB1>     INFO: 58827000 events read in total (1604715ms).
[14:26:40.724] <TB1>     INFO: 59072000 events read in total (1611811ms).
[14:26:40.746] <TB1>     INFO: Test took 1612893ms.
[14:26:40.808] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:40.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:40.943] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:42.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:42.141] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:43.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:43.320] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:44.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:44.519] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:45.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:45.700] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:46.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:46.876] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:48.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:48.053] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:49.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:49.230] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:50.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:50.447] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:51.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:51.696] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:52.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:52.862] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:54.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:54.040] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:55.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:55.215] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:56.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:56.345] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:57.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:57.530] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:58.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:58.698] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:59.868] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496648192
[14:26:59.896] <TB1>     INFO: PixTestScurves::scurves() done 
[14:26:59.896] <TB1>     INFO: Vcal mean:  35.07  35.10  35.02  35.01  35.14  35.07  35.03  35.06  35.08  35.09  35.06  35.11  35.06  35.08  35.09  35.13 
[14:26:59.896] <TB1>     INFO: Vcal RMS:    0.66   0.71   0.71   0.67   0.70   0.69   0.66   0.71   0.68   0.65   0.69   0.73   0.64   0.62   0.70   0.73 
[14:26:59.896] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:26:59.970] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:26:59.970] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:26:59.970] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:26:59.970] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:26:59.970] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:26:59.970] <TB1>     INFO: ######################################################################
[14:26:59.970] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:26:59.970] <TB1>     INFO: ######################################################################
[14:26:59.974] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:27:00.316] <TB1>     INFO: Expecting 41600 events.
[14:27:04.401] <TB1>     INFO: 41600 events read in total (3357ms).
[14:27:04.402] <TB1>     INFO: Test took 4428ms.
[14:27:04.411] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:04.411] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:27:04.411] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:27:04.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:27:04.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:27:04.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:27:04.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:27:04.757] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:05.101] <TB1>     INFO: Expecting 41600 events.
[14:27:09.270] <TB1>     INFO: 41600 events read in total (3454ms).
[14:27:09.271] <TB1>     INFO: Test took 4514ms.
[14:27:09.279] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:09.279] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:27:09.279] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:27:09.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.637
[14:27:09.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[14:27:09.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.261
[14:27:09.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:27:09.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.503
[14:27:09.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.923
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.373
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 194
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.201
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 183
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.911
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 202
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.263
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 186
[14:27:09.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.186
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 197
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.127
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 180
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.515
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 180
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.772
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.555
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.712
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.983
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:27:09.286] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:27:09.287] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:27:09.375] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:09.717] <TB1>     INFO: Expecting 41600 events.
[14:27:13.854] <TB1>     INFO: 41600 events read in total (3422ms).
[14:27:13.855] <TB1>     INFO: Test took 4480ms.
[14:27:13.863] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:13.863] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:27:13.863] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:27:13.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 60minph_roc = 1
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7243
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 78
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.6518
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 62
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8076
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,9] phvalue 76
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2154
[14:27:13.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 83
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7591
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,8] phvalue 70
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.2235
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 95
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8329
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 81
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 103.341
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 104
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1219
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 80
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0836
[14:27:13.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,49] phvalue 81
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.953
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 77
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2808
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 79
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2841
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 87
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4358
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 82
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5894
[14:27:13.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 82
[14:27:13.871] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9096
[14:27:13.871] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 85
[14:27:13.872] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 0 0
[14:27:14.282] <TB1>     INFO: Expecting 2560 events.
[14:27:15.239] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:15.240] <TB1>     INFO: Test took 1368ms.
[14:27:15.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:15.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 1 1
[14:27:15.747] <TB1>     INFO: Expecting 2560 events.
[14:27:16.704] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:16.705] <TB1>     INFO: Test took 1465ms.
[14:27:16.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:16.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 9, 2 2
[14:27:17.212] <TB1>     INFO: Expecting 2560 events.
[14:27:18.171] <TB1>     INFO: 2560 events read in total (244ms).
[14:27:18.171] <TB1>     INFO: Test took 1465ms.
[14:27:18.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:18.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 3 3
[14:27:18.679] <TB1>     INFO: Expecting 2560 events.
[14:27:19.637] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:19.637] <TB1>     INFO: Test took 1465ms.
[14:27:19.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:19.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 8, 4 4
[14:27:20.145] <TB1>     INFO: Expecting 2560 events.
[14:27:21.101] <TB1>     INFO: 2560 events read in total (241ms).
[14:27:21.102] <TB1>     INFO: Test took 1464ms.
[14:27:21.104] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:21.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[14:27:21.613] <TB1>     INFO: Expecting 2560 events.
[14:27:22.571] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:22.572] <TB1>     INFO: Test took 1467ms.
[14:27:22.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:22.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 6 6
[14:27:23.079] <TB1>     INFO: Expecting 2560 events.
[14:27:24.037] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:24.038] <TB1>     INFO: Test took 1466ms.
[14:27:24.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:24.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 7 7
[14:27:24.545] <TB1>     INFO: Expecting 2560 events.
[14:27:25.503] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:25.503] <TB1>     INFO: Test took 1465ms.
[14:27:25.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:25.504] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 8 8
[14:27:26.011] <TB1>     INFO: Expecting 2560 events.
[14:27:26.968] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:26.968] <TB1>     INFO: Test took 1464ms.
[14:27:26.969] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:26.969] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 49, 9 9
[14:27:27.477] <TB1>     INFO: Expecting 2560 events.
[14:27:28.434] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:28.435] <TB1>     INFO: Test took 1466ms.
[14:27:28.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:28.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 10 10
[14:27:28.942] <TB1>     INFO: Expecting 2560 events.
[14:27:29.900] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:29.901] <TB1>     INFO: Test took 1466ms.
[14:27:29.903] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:29.903] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 11 11
[14:27:30.408] <TB1>     INFO: Expecting 2560 events.
[14:27:31.367] <TB1>     INFO: 2560 events read in total (244ms).
[14:27:31.368] <TB1>     INFO: Test took 1465ms.
[14:27:31.368] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:31.368] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 12 12
[14:27:31.875] <TB1>     INFO: Expecting 2560 events.
[14:27:32.832] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:32.832] <TB1>     INFO: Test took 1464ms.
[14:27:32.832] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:32.832] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 13 13
[14:27:33.341] <TB1>     INFO: Expecting 2560 events.
[14:27:34.298] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:34.298] <TB1>     INFO: Test took 1466ms.
[14:27:34.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:34.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[14:27:34.806] <TB1>     INFO: Expecting 2560 events.
[14:27:35.764] <TB1>     INFO: 2560 events read in total (243ms).
[14:27:35.764] <TB1>     INFO: Test took 1465ms.
[14:27:35.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:35.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 15 15
[14:27:36.272] <TB1>     INFO: Expecting 2560 events.
[14:27:37.228] <TB1>     INFO: 2560 events read in total (242ms).
[14:27:37.228] <TB1>     INFO: Test took 1462ms.
[14:27:37.228] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:27:37.229] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:27:37.231] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:27:37.738] <TB1>     INFO: Expecting 655360 events.
[14:27:49.501] <TB1>     INFO: 655360 events read in total (11048ms).
[14:27:49.512] <TB1>     INFO: Expecting 655360 events.
[14:28:00.978] <TB1>     INFO: 655360 events read in total (10897ms).
[14:28:00.993] <TB1>     INFO: Expecting 655360 events.
[14:28:12.420] <TB1>     INFO: 655360 events read in total (10860ms).
[14:28:12.440] <TB1>     INFO: Expecting 655360 events.
[14:28:24.057] <TB1>     INFO: 655360 events read in total (11055ms).
[14:28:24.081] <TB1>     INFO: Expecting 655360 events.
[14:28:35.646] <TB1>     INFO: 655360 events read in total (11009ms).
[14:28:35.677] <TB1>     INFO: Expecting 655360 events.
[14:28:47.100] <TB1>     INFO: 655360 events read in total (10882ms).
[14:28:47.133] <TB1>     INFO: Expecting 655360 events.
[14:28:58.519] <TB1>     INFO: 655360 events read in total (10846ms).
[14:28:58.557] <TB1>     INFO: Expecting 655360 events.
[14:29:10.410] <TB1>     INFO: 655360 events read in total (11314ms).
[14:29:10.451] <TB1>     INFO: Expecting 655360 events.
[14:29:22.217] <TB1>     INFO: 655360 events read in total (11231ms).
[14:29:22.263] <TB1>     INFO: Expecting 655360 events.
[14:29:34.069] <TB1>     INFO: 655360 events read in total (11276ms).
[14:29:34.117] <TB1>     INFO: Expecting 655360 events.
[14:29:45.867] <TB1>     INFO: 655360 events read in total (11218ms).
[14:29:45.923] <TB1>     INFO: Expecting 655360 events.
[14:29:57.663] <TB1>     INFO: 655360 events read in total (11214ms).
[14:29:57.722] <TB1>     INFO: Expecting 655360 events.
[14:30:09.484] <TB1>     INFO: 655360 events read in total (11235ms).
[14:30:09.550] <TB1>     INFO: Expecting 655360 events.
[14:30:21.284] <TB1>     INFO: 655360 events read in total (11207ms).
[14:30:21.353] <TB1>     INFO: Expecting 655360 events.
[14:30:33.091] <TB1>     INFO: 655360 events read in total (11211ms).
[14:30:33.171] <TB1>     INFO: Expecting 655360 events.
[14:30:44.905] <TB1>     INFO: 655360 events read in total (11208ms).
[14:30:44.989] <TB1>     INFO: Test took 187758ms.
[14:30:45.084] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:45.390] <TB1>     INFO: Expecting 655360 events.
[14:30:57.248] <TB1>     INFO: 655360 events read in total (11143ms).
[14:30:57.259] <TB1>     INFO: Expecting 655360 events.
[14:31:08.969] <TB1>     INFO: 655360 events read in total (11148ms).
[14:31:08.984] <TB1>     INFO: Expecting 655360 events.
[14:31:20.661] <TB1>     INFO: 655360 events read in total (11114ms).
[14:31:20.681] <TB1>     INFO: Expecting 655360 events.
[14:31:32.359] <TB1>     INFO: 655360 events read in total (11117ms).
[14:31:32.384] <TB1>     INFO: Expecting 655360 events.
[14:31:44.078] <TB1>     INFO: 655360 events read in total (11137ms).
[14:31:44.106] <TB1>     INFO: Expecting 655360 events.
[14:31:55.785] <TB1>     INFO: 655360 events read in total (11132ms).
[14:31:55.820] <TB1>     INFO: Expecting 655360 events.
[14:32:07.466] <TB1>     INFO: 655360 events read in total (11110ms).
[14:32:07.502] <TB1>     INFO: Expecting 655360 events.
[14:32:19.151] <TB1>     INFO: 655360 events read in total (11104ms).
[14:32:19.194] <TB1>     INFO: Expecting 655360 events.
[14:32:30.907] <TB1>     INFO: 655360 events read in total (11182ms).
[14:32:30.952] <TB1>     INFO: Expecting 655360 events.
[14:32:42.690] <TB1>     INFO: 655360 events read in total (11204ms).
[14:32:42.741] <TB1>     INFO: Expecting 655360 events.
[14:32:54.459] <TB1>     INFO: 655360 events read in total (11191ms).
[14:32:54.512] <TB1>     INFO: Expecting 655360 events.
[14:33:06.231] <TB1>     INFO: 655360 events read in total (11193ms).
[14:33:06.296] <TB1>     INFO: Expecting 655360 events.
[14:33:18.018] <TB1>     INFO: 655360 events read in total (11195ms).
[14:33:18.080] <TB1>     INFO: Expecting 655360 events.
[14:33:29.825] <TB1>     INFO: 655360 events read in total (11219ms).
[14:33:29.891] <TB1>     INFO: Expecting 655360 events.
[14:33:41.598] <TB1>     INFO: 655360 events read in total (11180ms).
[14:33:41.668] <TB1>     INFO: Expecting 655360 events.
[14:33:53.325] <TB1>     INFO: 655360 events read in total (11131ms).
[14:33:53.404] <TB1>     INFO: Test took 188320ms.
[14:33:53.578] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:33:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:33:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:33:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:33:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:33:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:33:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:33:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:33:53.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:33:53.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:33:53.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.583] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:33:53.583] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.583] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:33:53.583] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:33:53.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:33:53.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:33:53.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:53.585] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:33:53.585] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.592] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:33:53.600] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.608] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.616] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.623] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.630] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:33:53.638] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.645] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:33:53.652] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:33:53.659] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:33:53.667] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.674] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.681] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.689] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.696] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.703] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.710] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:33:53.718] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.725] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.732] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.739] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:53.747] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:33:53.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:33:53.797] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C0.dat
[14:33:53.797] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C1.dat
[14:33:53.797] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C2.dat
[14:33:53.797] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C3.dat
[14:33:53.797] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C4.dat
[14:33:53.798] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C5.dat
[14:33:53.798] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C6.dat
[14:33:53.798] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C7.dat
[14:33:53.798] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C8.dat
[14:33:53.798] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C9.dat
[14:33:53.798] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C10.dat
[14:33:53.798] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C11.dat
[14:33:53.799] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C12.dat
[14:33:53.799] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C13.dat
[14:33:53.799] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C14.dat
[14:33:53.799] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C15.dat
[14:33:54.146] <TB1>     INFO: Expecting 41600 events.
[14:33:57.970] <TB1>     INFO: 41600 events read in total (3109ms).
[14:33:57.971] <TB1>     INFO: Test took 4168ms.
[14:33:58.626] <TB1>     INFO: Expecting 41600 events.
[14:34:02.463] <TB1>     INFO: 41600 events read in total (3122ms).
[14:34:02.463] <TB1>     INFO: Test took 4182ms.
[14:34:03.112] <TB1>     INFO: Expecting 41600 events.
[14:34:06.948] <TB1>     INFO: 41600 events read in total (3121ms).
[14:34:06.949] <TB1>     INFO: Test took 4180ms.
[14:34:07.257] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:07.390] <TB1>     INFO: Expecting 2560 events.
[14:34:08.349] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:08.349] <TB1>     INFO: Test took 1092ms.
[14:34:08.353] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:08.858] <TB1>     INFO: Expecting 2560 events.
[14:34:09.818] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:09.818] <TB1>     INFO: Test took 1465ms.
[14:34:09.821] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:10.327] <TB1>     INFO: Expecting 2560 events.
[14:34:11.287] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:11.287] <TB1>     INFO: Test took 1466ms.
[14:34:11.289] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:11.796] <TB1>     INFO: Expecting 2560 events.
[14:34:12.755] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:12.755] <TB1>     INFO: Test took 1466ms.
[14:34:12.757] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:13.264] <TB1>     INFO: Expecting 2560 events.
[14:34:14.222] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:14.223] <TB1>     INFO: Test took 1466ms.
[14:34:14.224] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:14.732] <TB1>     INFO: Expecting 2560 events.
[14:34:15.690] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:15.690] <TB1>     INFO: Test took 1466ms.
[14:34:15.692] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:16.199] <TB1>     INFO: Expecting 2560 events.
[14:34:17.157] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:17.158] <TB1>     INFO: Test took 1466ms.
[14:34:17.159] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:17.666] <TB1>     INFO: Expecting 2560 events.
[14:34:18.626] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:18.626] <TB1>     INFO: Test took 1467ms.
[14:34:18.629] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:19.146] <TB1>     INFO: Expecting 2560 events.
[14:34:20.106] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:20.106] <TB1>     INFO: Test took 1478ms.
[14:34:20.110] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:20.614] <TB1>     INFO: Expecting 2560 events.
[14:34:21.575] <TB1>     INFO: 2560 events read in total (246ms).
[14:34:21.575] <TB1>     INFO: Test took 1466ms.
[14:34:21.577] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:22.085] <TB1>     INFO: Expecting 2560 events.
[14:34:23.044] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:23.045] <TB1>     INFO: Test took 1468ms.
[14:34:23.047] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:23.553] <TB1>     INFO: Expecting 2560 events.
[14:34:24.512] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:24.513] <TB1>     INFO: Test took 1466ms.
[14:34:24.515] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:25.021] <TB1>     INFO: Expecting 2560 events.
[14:34:25.981] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:25.981] <TB1>     INFO: Test took 1466ms.
[14:34:25.983] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:26.490] <TB1>     INFO: Expecting 2560 events.
[14:34:27.449] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:27.449] <TB1>     INFO: Test took 1466ms.
[14:34:27.451] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:27.959] <TB1>     INFO: Expecting 2560 events.
[14:34:28.918] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:28.918] <TB1>     INFO: Test took 1467ms.
[14:34:28.920] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:29.427] <TB1>     INFO: Expecting 2560 events.
[14:34:30.385] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:30.386] <TB1>     INFO: Test took 1466ms.
[14:34:30.388] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:30.899] <TB1>     INFO: Expecting 2560 events.
[14:34:31.859] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:31.859] <TB1>     INFO: Test took 1472ms.
[14:34:31.861] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:32.368] <TB1>     INFO: Expecting 2560 events.
[14:34:33.328] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:33.328] <TB1>     INFO: Test took 1467ms.
[14:34:33.330] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:33.838] <TB1>     INFO: Expecting 2560 events.
[14:34:34.797] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:34.798] <TB1>     INFO: Test took 1468ms.
[14:34:34.800] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:35.313] <TB1>     INFO: Expecting 2560 events.
[14:34:36.273] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:36.273] <TB1>     INFO: Test took 1473ms.
[14:34:36.275] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:36.783] <TB1>     INFO: Expecting 2560 events.
[14:34:37.744] <TB1>     INFO: 2560 events read in total (246ms).
[14:34:37.744] <TB1>     INFO: Test took 1469ms.
[14:34:37.746] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:38.261] <TB1>     INFO: Expecting 2560 events.
[14:34:39.224] <TB1>     INFO: 2560 events read in total (248ms).
[14:34:39.225] <TB1>     INFO: Test took 1479ms.
[14:34:39.228] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:39.738] <TB1>     INFO: Expecting 2560 events.
[14:34:40.697] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:40.697] <TB1>     INFO: Test took 1469ms.
[14:34:40.700] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:41.218] <TB1>     INFO: Expecting 2560 events.
[14:34:42.176] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:42.177] <TB1>     INFO: Test took 1477ms.
[14:34:42.179] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:42.686] <TB1>     INFO: Expecting 2560 events.
[14:34:43.656] <TB1>     INFO: 2560 events read in total (255ms).
[14:34:43.656] <TB1>     INFO: Test took 1477ms.
[14:34:43.658] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:44.167] <TB1>     INFO: Expecting 2560 events.
[14:34:45.125] <TB1>     INFO: 2560 events read in total (243ms).
[14:34:45.125] <TB1>     INFO: Test took 1468ms.
[14:34:45.127] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:45.634] <TB1>     INFO: Expecting 2560 events.
[14:34:46.594] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:46.595] <TB1>     INFO: Test took 1468ms.
[14:34:46.599] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:47.108] <TB1>     INFO: Expecting 2560 events.
[14:34:48.073] <TB1>     INFO: 2560 events read in total (250ms).
[14:34:48.073] <TB1>     INFO: Test took 1474ms.
[14:34:48.075] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:48.583] <TB1>     INFO: Expecting 2560 events.
[14:34:49.540] <TB1>     INFO: 2560 events read in total (242ms).
[14:34:49.541] <TB1>     INFO: Test took 1466ms.
[14:34:49.543] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:50.059] <TB1>     INFO: Expecting 2560 events.
[14:34:51.018] <TB1>     INFO: 2560 events read in total (244ms).
[14:34:51.018] <TB1>     INFO: Test took 1475ms.
[14:34:51.020] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:51.526] <TB1>     INFO: Expecting 2560 events.
[14:34:52.487] <TB1>     INFO: 2560 events read in total (246ms).
[14:34:52.487] <TB1>     INFO: Test took 1467ms.
[14:34:52.489] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:52.999] <TB1>     INFO: Expecting 2560 events.
[14:34:53.959] <TB1>     INFO: 2560 events read in total (245ms).
[14:34:53.960] <TB1>     INFO: Test took 1471ms.
[14:34:54.991] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[14:34:54.991] <TB1>     INFO: PH scale (per ROC):    79  75  83  81  78  80  75  80  83  92  79  75  80  86  77  69
[14:34:54.991] <TB1>     INFO: PH offset (per ROC):  171 186 167 164 176 156 173 145 165 160 171 173 161 161 170 171
[14:34:55.172] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:34:55.174] <TB1>     INFO: ######################################################################
[14:34:55.174] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:34:55.174] <TB1>     INFO: ######################################################################
[14:34:55.174] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:34:55.188] <TB1>     INFO: scanning low vcal = 10
[14:34:55.537] <TB1>     INFO: Expecting 41600 events.
[14:34:59.274] <TB1>     INFO: 41600 events read in total (3022ms).
[14:34:59.274] <TB1>     INFO: Test took 4086ms.
[14:34:59.276] <TB1>     INFO: scanning low vcal = 20
[14:34:59.784] <TB1>     INFO: Expecting 41600 events.
[14:35:03.511] <TB1>     INFO: 41600 events read in total (3012ms).
[14:35:03.512] <TB1>     INFO: Test took 4236ms.
[14:35:03.514] <TB1>     INFO: scanning low vcal = 30
[14:35:04.032] <TB1>     INFO: Expecting 41600 events.
[14:35:07.763] <TB1>     INFO: 41600 events read in total (3016ms).
[14:35:07.764] <TB1>     INFO: Test took 4250ms.
[14:35:07.766] <TB1>     INFO: scanning low vcal = 40
[14:35:08.270] <TB1>     INFO: Expecting 41600 events.
[14:35:12.509] <TB1>     INFO: 41600 events read in total (3524ms).
[14:35:12.509] <TB1>     INFO: Test took 4744ms.
[14:35:12.512] <TB1>     INFO: scanning low vcal = 50
[14:35:12.935] <TB1>     INFO: Expecting 41600 events.
[14:35:17.191] <TB1>     INFO: 41600 events read in total (3541ms).
[14:35:17.191] <TB1>     INFO: Test took 4679ms.
[14:35:17.194] <TB1>     INFO: scanning low vcal = 60
[14:35:17.619] <TB1>     INFO: Expecting 41600 events.
[14:35:21.879] <TB1>     INFO: 41600 events read in total (3545ms).
[14:35:21.879] <TB1>     INFO: Test took 4685ms.
[14:35:21.882] <TB1>     INFO: scanning low vcal = 70
[14:35:22.304] <TB1>     INFO: Expecting 41600 events.
[14:35:26.556] <TB1>     INFO: 41600 events read in total (3537ms).
[14:35:26.556] <TB1>     INFO: Test took 4674ms.
[14:35:26.562] <TB1>     INFO: scanning low vcal = 80
[14:35:26.980] <TB1>     INFO: Expecting 41600 events.
[14:35:31.252] <TB1>     INFO: 41600 events read in total (3557ms).
[14:35:31.253] <TB1>     INFO: Test took 4691ms.
[14:35:31.256] <TB1>     INFO: scanning low vcal = 90
[14:35:31.677] <TB1>     INFO: Expecting 41600 events.
[14:35:35.930] <TB1>     INFO: 41600 events read in total (3539ms).
[14:35:35.930] <TB1>     INFO: Test took 4674ms.
[14:35:35.934] <TB1>     INFO: scanning low vcal = 100
[14:35:36.356] <TB1>     INFO: Expecting 41600 events.
[14:35:40.737] <TB1>     INFO: 41600 events read in total (3666ms).
[14:35:40.737] <TB1>     INFO: Test took 4803ms.
[14:35:40.740] <TB1>     INFO: scanning low vcal = 110
[14:35:41.160] <TB1>     INFO: Expecting 41600 events.
[14:35:45.443] <TB1>     INFO: 41600 events read in total (3568ms).
[14:35:45.443] <TB1>     INFO: Test took 4703ms.
[14:35:45.447] <TB1>     INFO: scanning low vcal = 120
[14:35:45.868] <TB1>     INFO: Expecting 41600 events.
[14:35:50.131] <TB1>     INFO: 41600 events read in total (3548ms).
[14:35:50.131] <TB1>     INFO: Test took 4684ms.
[14:35:50.135] <TB1>     INFO: scanning low vcal = 130
[14:35:50.558] <TB1>     INFO: Expecting 41600 events.
[14:35:54.961] <TB1>     INFO: 41600 events read in total (3689ms).
[14:35:54.962] <TB1>     INFO: Test took 4827ms.
[14:35:54.966] <TB1>     INFO: scanning low vcal = 140
[14:35:55.390] <TB1>     INFO: Expecting 41600 events.
[14:35:59.653] <TB1>     INFO: 41600 events read in total (3548ms).
[14:35:59.654] <TB1>     INFO: Test took 4688ms.
[14:35:59.657] <TB1>     INFO: scanning low vcal = 150
[14:36:00.078] <TB1>     INFO: Expecting 41600 events.
[14:36:04.390] <TB1>     INFO: 41600 events read in total (3597ms).
[14:36:04.390] <TB1>     INFO: Test took 4733ms.
[14:36:04.394] <TB1>     INFO: scanning low vcal = 160
[14:36:04.818] <TB1>     INFO: Expecting 41600 events.
[14:36:09.094] <TB1>     INFO: 41600 events read in total (3561ms).
[14:36:09.095] <TB1>     INFO: Test took 4701ms.
[14:36:09.098] <TB1>     INFO: scanning low vcal = 170
[14:36:09.518] <TB1>     INFO: Expecting 41600 events.
[14:36:13.778] <TB1>     INFO: 41600 events read in total (3546ms).
[14:36:13.779] <TB1>     INFO: Test took 4681ms.
[14:36:13.784] <TB1>     INFO: scanning low vcal = 180
[14:36:14.206] <TB1>     INFO: Expecting 41600 events.
[14:36:18.461] <TB1>     INFO: 41600 events read in total (3540ms).
[14:36:18.462] <TB1>     INFO: Test took 4678ms.
[14:36:18.464] <TB1>     INFO: scanning low vcal = 190
[14:36:18.883] <TB1>     INFO: Expecting 41600 events.
[14:36:23.140] <TB1>     INFO: 41600 events read in total (3542ms).
[14:36:23.140] <TB1>     INFO: Test took 4676ms.
[14:36:23.143] <TB1>     INFO: scanning low vcal = 200
[14:36:23.568] <TB1>     INFO: Expecting 41600 events.
[14:36:27.827] <TB1>     INFO: 41600 events read in total (3544ms).
[14:36:27.828] <TB1>     INFO: Test took 4685ms.
[14:36:27.830] <TB1>     INFO: scanning low vcal = 210
[14:36:28.254] <TB1>     INFO: Expecting 41600 events.
[14:36:32.518] <TB1>     INFO: 41600 events read in total (3549ms).
[14:36:32.518] <TB1>     INFO: Test took 4688ms.
[14:36:32.522] <TB1>     INFO: scanning low vcal = 220
[14:36:32.942] <TB1>     INFO: Expecting 41600 events.
[14:36:37.206] <TB1>     INFO: 41600 events read in total (3549ms).
[14:36:37.207] <TB1>     INFO: Test took 4685ms.
[14:36:37.210] <TB1>     INFO: scanning low vcal = 230
[14:36:37.632] <TB1>     INFO: Expecting 41600 events.
[14:36:41.891] <TB1>     INFO: 41600 events read in total (3545ms).
[14:36:41.892] <TB1>     INFO: Test took 4682ms.
[14:36:41.895] <TB1>     INFO: scanning low vcal = 240
[14:36:42.316] <TB1>     INFO: Expecting 41600 events.
[14:36:46.579] <TB1>     INFO: 41600 events read in total (3548ms).
[14:36:46.580] <TB1>     INFO: Test took 4685ms.
[14:36:46.584] <TB1>     INFO: scanning low vcal = 250
[14:36:47.004] <TB1>     INFO: Expecting 41600 events.
[14:36:51.271] <TB1>     INFO: 41600 events read in total (3552ms).
[14:36:51.272] <TB1>     INFO: Test took 4688ms.
[14:36:51.276] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:36:51.698] <TB1>     INFO: Expecting 41600 events.
[14:36:55.981] <TB1>     INFO: 41600 events read in total (3568ms).
[14:36:55.983] <TB1>     INFO: Test took 4707ms.
[14:36:55.986] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:36:56.405] <TB1>     INFO: Expecting 41600 events.
[14:37:00.621] <TB1>     INFO: 41600 events read in total (3501ms).
[14:37:00.621] <TB1>     INFO: Test took 4635ms.
[14:37:00.624] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:37:01.049] <TB1>     INFO: Expecting 41600 events.
[14:37:05.276] <TB1>     INFO: 41600 events read in total (3512ms).
[14:37:05.277] <TB1>     INFO: Test took 4653ms.
[14:37:05.281] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:37:05.706] <TB1>     INFO: Expecting 41600 events.
[14:37:09.929] <TB1>     INFO: 41600 events read in total (3508ms).
[14:37:09.930] <TB1>     INFO: Test took 4649ms.
[14:37:09.933] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:37:10.358] <TB1>     INFO: Expecting 41600 events.
[14:37:14.585] <TB1>     INFO: 41600 events read in total (3512ms).
[14:37:14.585] <TB1>     INFO: Test took 4651ms.
[14:37:15.126] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:37:15.129] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:37:15.129] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:37:15.130] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:37:15.130] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:37:15.130] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:37:15.130] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:37:15.130] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:37:15.130] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:37:15.131] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:37:15.131] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:37:15.131] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:37:15.131] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:37:15.131] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:37:15.132] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:37:15.132] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:37:15.132] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:37:53.203] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:37:53.203] <TB1>     INFO: non-linearity mean:  0.953 0.957 0.961 0.955 0.956 0.963 0.965 0.957 0.957 0.960 0.962 0.960 0.958 0.954 0.965 0.957
[14:37:53.203] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.005 0.005 0.004 0.006 0.006 0.006 0.006 0.006 0.005 0.005 0.005 0.006
[14:37:53.203] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:37:53.229] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:37:53.253] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:37:53.279] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:37:53.303] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:37:53.328] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:37:53.352] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:37:53.376] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:37:53.400] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:37:53.424] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:37:53.447] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:37:53.471] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:37:53.495] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:37:53.519] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:37:53.544] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:37:53.568] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-12_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:37:53.592] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:37:53.592] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:37:53.600] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:37:53.600] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:37:53.604] <TB1>     INFO: ######################################################################
[14:37:53.604] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:37:53.604] <TB1>     INFO: ######################################################################
[14:37:53.607] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:37:53.617] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:53.617] <TB1>     INFO:     run 1 of 1
[14:37:53.617] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:53.964] <TB1>     INFO: Expecting 3120000 events.
[14:38:43.430] <TB1>     INFO: 1272435 events read in total (48751ms).
[14:39:31.740] <TB1>     INFO: 2538765 events read in total (97062ms).
[14:39:56.651] <TB1>     INFO: 3120000 events read in total (121973ms).
[14:39:56.697] <TB1>     INFO: Test took 123080ms.
[14:39:56.775] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:56.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:58.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:59.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:01.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:02.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:04.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:05.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:07.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:08.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:09.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:11.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:12.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:14.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:15.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:17.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:18.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:19.856] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418955264
[14:40:19.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:40:19.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8251, RMS = 1.39473
[14:40:19.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:40:19.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:40:19.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5508, RMS = 1.82206
[14:40:19.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:40:19.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:40:19.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0723, RMS = 1.50413
[14:40:19.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:40:19.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:40:19.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4425, RMS = 1.31356
[14:40:19.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:40:19.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:40:19.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9844, RMS = 1.89606
[14:40:19.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:40:19.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:40:19.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9596, RMS = 1.43769
[14:40:19.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:40:19.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:40:19.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0378, RMS = 1.54072
[14:40:19.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:40:19.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:40:19.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2402, RMS = 1.6368
[14:40:19.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[14:40:19.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:40:19.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0454, RMS = 1.50702
[14:40:19.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:40:19.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:40:19.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3384, RMS = 1.91896
[14:40:19.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:40:19.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:40:19.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4548, RMS = 1.59376
[14:40:19.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:19.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:40:19.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5461, RMS = 2.12306
[14:40:19.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:19.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:40:19.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0496, RMS = 1.71794
[14:40:19.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:40:19.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:40:19.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0536, RMS = 1.14602
[14:40:19.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:40:19.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:40:19.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4047, RMS = 1.69752
[14:40:19.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:19.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:40:19.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.4209, RMS = 1.96609
[14:40:19.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:40:19.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:40:19.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.7344, RMS = 1.7531
[14:40:19.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:40:19.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:40:19.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0271, RMS = 2.20508
[14:40:19.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:40:19.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:40:19.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.8736, RMS = 1.77767
[14:40:19.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:40:19.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:40:19.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8326, RMS = 1.90063
[14:40:19.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:40:19.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:40:19.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.963, RMS = 1.32504
[14:40:19.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:19.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:40:19.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6688, RMS = 1.32276
[14:40:19.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:19.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:40:19.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4403, RMS = 1.99304
[14:40:19.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:40:19.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:40:19.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6363, RMS = 1.90702
[14:40:19.905] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:40:19.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:40:19.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3823, RMS = 1.80928
[14:40:19.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:19.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:40:19.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2012, RMS = 1.83306
[14:40:19.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:40:19.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:40:19.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2299, RMS = 1.75654
[14:40:19.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:19.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:40:19.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1454, RMS = 1.8273
[14:40:19.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:40:19.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:40:19.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0274, RMS = 1.5057
[14:40:19.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:40:19.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:40:19.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1005, RMS = 2.015
[14:40:19.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:40:19.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:40:19.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6503, RMS = 1.11328
[14:40:19.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:40:19.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:40:19.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.381, RMS = 1.52771
[14:40:19.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:19.916] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:40:19.916] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:19.917] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:40:20.013] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:40:20.013] <TB1>     INFO: enter test to run
[14:40:20.013] <TB1>     INFO:   test:  no parameter change
[14:40:20.014] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[14:40:20.015] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[14:40:20.015] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[14:40:20.015] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:40:20.502] <TB1>    QUIET: Connection to board 26 closed.
[14:40:20.503] <TB1>     INFO: pXar: this is the end, my friend
[14:40:20.503] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
